Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

16 of up to 20 (filtered)

Entry Level FPGA Design/Verification Engineer

GE Aerospace

Grand Rapids, MI 2 days ago
Actively hiring Confirmed live today Posted this week High trust
FPGA VHDL UVM DO-254 Xilinx Microsemi Zynq PolarFire PCIe AXI bus SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 Ethernet VxWorks C Simulation Circuit Card Assembly

Senior FPGA Design and Verification Engineer

ASML

Wilton, CT 3 days ago
Actively hiring Confirmed live today Posted this week High trust
VHDL System Verilog UVM OSVVM FPGA RTL Modelsim Quartus Mentor CDC Python MATLAB SimuLink GIT JIRA AXI Avalon NIOS DSP LabVIEW
4+ yrs exp

Principal FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA 4 days ago $195,000–$235,000
Actively hiring Confirmed live today Posted this week High trust Competitive pay
FPGA RTL Design Digital Signal Processing Vivado Xilinx Python Perl MATLAB Hardware Verification Logic Analyzers ASIC Wireless Communication Simulation Timing Closure
10+ yrs exp Hybrid

FPGA Design Engineer

Motorola Solutions

Los Angeles, CA 4 days ago $110,000–$150,000
Actively hiring Confirmed live today Posted this week High trust Below market
FPGA Design RTL Vivado Xilinx Python Tcl MATLAB Digital Signal Processing Hardware Verification Logic Analyzers Timing Closure ASIC Simulation Test Bench Development
2+ yrs exp Hybrid

Senior FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA 4 days ago $155,000–$195,000
Actively hiring Confirmed live today Posted this week High trust Below market
FPGA RTL Digital Signal Processing Vivado Xilinx MATLAB Hardware Verification Logic Analyzers ASIC Simulation Test Bench Development Timing Closure MIMO MANET
6+ yrs exp Hybrid

FPGA/ASIC Design Engineer

SpaceX

Irvine, CA +1 11 days ago $125,000–$160,000
Actively hiring Confirmed live today High trust Below market
ASIC Design FPGA Design SystemVerilog Verilog VHDL RTL Design Python C/C++ Bash DSP AXI AHB APB VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II Oscilloscope Spectrum Analyzer SoC Integration

FPGA/ASIC Design Engineer

SpaceX

Redmond, WA +1 11 days ago $125,000–$165,000
Actively hiring Confirmed live today High trust Below market
ASIC Design FPGA Design SystemVerilog Verilog VHDL RTL Design Python C/C++ Bash DSP AXI AHB APB VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II Oscilloscope Spectrum Analyzer

FPGA Design and Prototyping Engineer

Amd

San Jose, CA 17 days ago $166,400–$249,600
Actively hiring Confirmed live today High trust Competitive pay
FPGA SystemVerilog Verilog Vivado Vitis SoC PCIe DDR Ethernet AXI ACE CHI HBM Synopsys HAPS Cadence Protium RTL Design Timing Closure CDC Analysis Floorplanning NoC
7+ yrs exp

SoC Systems & Infrastructure Engineer

Qualcomm

San Diego, CA 19 days ago $121,800–$182,600
Actively hiring Confirmed live today Trusted Below market
ASIC Design SoC Architecture RTL Design Verilog SystemVerilog FPGA Design Emulation Hardware Validation Hardware Debug C/C++ Python Tcl Perl Linux Embedded Linux CI/CD JTAG Git JIRA PCIe AXI Ethernet I2C Palladium Veloce MBIST ATPG

Advanced ASIC FPGA Design Engineer

General Dynamics

Scottsdale, AZ 22 days ago $135,396–$150,205
Actively hiring Confirmed live today High trust Below market
VHDL Verilog SystemVerilog FPGA Xilinx Microchip Vivado Libero QuestaSim ModelSim CI/CD Python Tcl Bash GitLab AXI4 AXI-Stream PCIe Ethernet AES SHA MicroBlaze Zynq Versal AI Engine
5+ yrs exp

FPGA Firmware Engineer / FPGA Design Engineer

Qualcomm

San Diego, CA 24 days ago $101,400–$152,200
Actively hiring Confirmed live yesterday High trust Below market
FPGA System Verilog RTL HDL C++ Python Embedded Linux Linux Device Drivers AXI PCIe I2C LVDS Ethernet Xilinx Intel ARM Git JIRA Agile VLSI EDA

FPGA Firmware Engineer / FPGA Design Engineer

Qualcomm

San Diego, CA 24 days ago $121,800–$182,600
Actively hiring Confirmed live today High trust Below market
FPGA System Verilog RTL HDL C++ Python Embedded Linux Linux Device Drivers AXI PCIe I2C LVDS Ethernet Xilinx Intel ARM Git JIRA Agile VLSI ASIC
2+ yrs exp

Specialist FPGA Design Engineer

L3Harris

Salt Lake City, UT 25 days ago
Actively hiring Confirmed live yesterday High trust
FPGA VHDL Verilog Digital Signal Processing ModelSim Xilinx Vivado Altera Quartus Matlab Simulink C++ C# Git Ethernet PCIe SDRAM DDR3 UART SPI JESD
4+ yrs exp

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 25 days ago
Actively hiring Confirmed live today High trust
FPGA VHDL ASIC CPLD UVM Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond DO-254 DOORS PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics HyperLynx Expedition Enterprise SoC
8+ yrs exp

FPGA Design Engineering Intern

Motorola Solutions

Schaumburg, IL 32 days ago
Actively hiring Confirmed live today High trust
FPGA VHDL Verilog C Python Digital Design RF Oscilloscope Multimeter Bench-level testing Device Interface Specifications

Director FPGA Silicon Design Engineering

Amd

San Jose, CA 41 days ago $248,800–$373,200
Actively hiring Confirmed live today High trust Above market
FPGA ASIC SoC Chiplet RTL Partial Reconfiguration Bitstream Boot Flows Memory Hierarchy High-Speed Interconnects Synthesis Place-and-Route Debug Infrastructure Emulation Prototyping