Senior FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Los Angeles, CA
Salary
$155,000–$195,000 / yr
Employment
Full-time
Posted
4 days ago
Freshness
Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $192k
This role $175k
$144k $229k
below market most similar roles pay here above market

This role pays less than 69% of similar roles. Most pay $168,500–$216,250 — the blue band above. At the midpoint, this role pays about $175k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Motorola Solutions

Motorola Solutions, Inc. (NYSE: MSI) is a leading American technology company providing mission-critical communications, video security, and analytics for public safety and enterprise customers.

Motorola Solutions currently has 159 open roles on FindRole.

Listed pay typically runs $100,000–$130,000 across 121 roles with salary data.

Most-posted roles

View all roles at Motorola Solutions

At a glance

TL;DR · Senior FPGA / RTL Design Engineer, Signal Processing

The Senior FPGA / RTL Design Engineer - Signal Processing will join the FPGA Engineering team to support the research and development of advanced wireless systems. This role involves participating in the full development lifecycle from concept to field deployment, specifically focusing on the efficient implementation of novel signal processing algorithms for MIMO wireless networking products. Key responsibilities include digital design architecting, fixed point design of signal processing blocks, RTL coding, simulation, test bench development, FPGA synthesis, and timing closure. The candidate must utilize Xilinx FPGAs, SoCs, and the Vivado IDE while demonstrating expertise in multiple clock-domain, high-utilization designs. The work addresses challenging real-world communication needs for mission-critical applications, including the development of proprietary MN-MIMO waveforms and MANET radios for defense and public safety.

What you'll do

  • Architect digital designs for wireless communication projects.
  • Design fixed-point signal processing blocks in coordination with systems engineers.
  • Perform RTL coding, simulation, and test bench development.
  • Execute FPGA synthesis and ensure timing closure.
  • Conduct hardware verification and troubleshooting using logic analyzers.
  • Provide technical support to the RF and Software Engineering teams.
  • Implement novel signal processing algorithms for MIMO wireless networking products.

What we're looking for

  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields.
  • Minimum 6 years of FPGA design experience; 4 years with a Master of Science; 2 years with a PhD.
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing designs.
  • Proven expertise working with multiple clock-domain, high-utilization FPGA designs.
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE.
  • Must be a U.S. Citizen.
  • Master of Science degree in Electrical Engineering (preferred).
  • Experience using MATLAB (preferred).

More like this

Similar roles

Principal FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA 4 days ago $195,000–$235,000
FPGA RTL Design Digital Signal Processing Vivado Xilinx Python Perl MATLAB Hardware Verification Logic Analyzers ASIC Wireless Communication Simulation Timing Closure
10+ yrs exp Hybrid

Senior FPGA Engineer, VHDL

L3Harris

San Diego, CA 61 days ago $127,000–$236,500
FPGA VHDL Xilinx Vivado Intel Quartus ModelSim DSP MATLAB Simulink Digital Signal Processing Timing Analysis Embedded Systems Logic Analyzers Oscilloscopes Signal Generators place‑and‑route Firmware System-level Simulation
9+ yrs exp

Senior Specialist, FPGA Engineering

L3Harris

Carlsbad, CA 40 days ago $106,500–$197,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Xilinx Vivado Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SPI UART SDRAM DDR3 JESD FEC LDPC
6+ yrs exp

FPGA Design Engineer

Motorola Solutions

Los Angeles, CA 4 days ago $110,000–$150,000
FPGA Design RTL Vivado Xilinx Python Tcl MATLAB Digital Signal Processing Hardware Verification Logic Analyzers Timing Closure ASIC Simulation Test Bench Development
2+ yrs exp Hybrid

Senior Specialist, FPGA Engineering

L3Harris

Carlsbad, CA 40 days ago $106,500–$197,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Xilinx Vivado Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SPI UART SDRAM DDR3 JESD FEC LDPC
6+ yrs exp

Senior Specialist, FPGA Engineering

L3Harris

Carlsbad, CA 40 days ago $106,500–$197,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Xilinx Vivado Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SPI UART SDRAM DDR3 JESD FEC LDPC
6+ yrs exp