Staff Engineer, FPGA Design/Verification

GE Aerospace

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Grand Rapids, MIClearwater, FLRockledge, FL
Employment
Full-time
Posted
14 days ago
Freshness
Confirmed live today
Nearby
45 roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $192k
$141k $234k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $167,137–$216,250.

Based on 240 similar postings.

Employer

About GE Aerospace

GE Aerospace (General Electric Aerospace) designs and produces commercial and military jet engines, components, and integrated systems for aircraft manufacturers and airlines worldwide. Industry: Aerospace & Aviation Engines

GE Aerospace currently has 62 open roles on FindRole.

Listed pay typically runs $130,000–$173,000 across 32 roles with salary data.

Most-posted roles

View all roles at GE Aerospace

At a glance

TL;DR · Staff Engineer, FPGA Design/Verification

Role Posting Log in to save

The Staff Engineer - FPGA Design/Verification leads the development of custom logic for advanced avionics hardware. This role supports the full FPGA design lifecycle, including requirements, architecture, design, simulation, verification, and certification. The engineer will design, verify, and support FPGA, ASIC, and CPLD solutions for aerospace applications. Key responsibilities include developing VHDL designs, managing requirements in DOORS, and creating DO-254 certification artifacts. The position requires expertise in Xilinx, Microsemi, Intel, and Lattice device families, as well as tools like Vivado, Libero, Quartus, and Diamond. Candidates must possess skills in high-speed interfaces like PCIe, AXI, and SERDES, alongside protocols such as MIL-STD-1553 and ARINC 429. This role solves complex hardware challenges within a regulated aerospace environment, requiring technical leadership and mentorship.

What does a Engineer earn?

Median $183500 from 240 postings across 57 companies.

See salary data

Skills

FPGA VHDL ASIC CPLD UVM Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond DO-254 DOORS PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics HyperLynx Expedition Enterprise SoC

What you'll do

  • Design, verify, and support FPGA, ASIC, and CPLD solutions for aerospace and avionics hardware.
  • Develop and maintain VHDL designs, simulation environments, and verification test benches.
  • Manage requirements development and traceability using DOORS.
  • Create technical data and certification artifacts to meet DO-254 aerospace requirements.
  • Define complex architectures and develop project plans covering scope, schedule, cost, and risk.
  • Support hardware manufacturing, integration, troubleshooting, and technology-development activities.
  • Provide technical guidance and mentorship to less-experienced engineers.
  • Analyze technical data and conduct trade studies to support program design decisions.

What we're looking for

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related discipline from an accredited university or college.
  • Minimum of 8 years of professional design experience.
  • Experience designing, developing, simulating, or verifying FPGA, ASIC, and/or CPLD hardware.
  • Experience with VHDL-based FPGA design and simulation.
  • Ability to develop technical plans, manage multiple priorities, and deliver work within program schedule and cost objectives.
  • Strong written and verbal communication skills.
  • Must be a U.S. Person (U.S. citizen, lawful permanent resident, asylee, or refugee) due to export-control requirements.
  • Master’s degree in Electrical Engineering, Computer Engineering, Computer Science Engineering, or a related discipline (preferred).

Related searches

More Staff Engineer jobs Staff Engineer jobs in Grand Rapids All jobs at GE Aerospace

More like this

Similar roles

Advanced ASIC FPGA Engineer

General Dynamics

Pittsfield, MA 12 days ago $128,854–$142,947
VHDL ASIC Design FPGA Design FPGA-to-ASIC Conversion Vivado Libero Mentor Cadence Xilinx Microsemi JTAG Oscilloscope Logic Analyzer Synthesis Place and Route Power Utilization System Simulation
5+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Waltham, MA 18 days ago $191,000–$254,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C C++ Perl Unix Linux Git Subversion QuestaSim Synplify Quartus Vivado Constrained-Random Testing Assertion-Based Verification
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Goleta, CA +1 18 days ago $191,000–$254,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C C++ Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Unix Linux Computer Vision
8+ yrs exp
Save

FPGA Design & Firmware Engineer, Staff

Qualcomm

San Diego, CA 18 days ago $145,600–$218,400
FPGA RTL SystemVerilog Verilog AMD/Xilinx Intel Vivado Quartus Python C++ Embedded Linux PCIe AXI SerDes LVDS Ethernet SpinalHDL RustHDL Git ARM
4+ yrs exp
Save

FPGA Design & Firmware Engineer, Staff

Qualcomm

San Diego, CA 18 days ago $145,600–$218,400
FPGA RTL SystemVerilog Verilog AMD/Xilinx Intel Vivado Quartus Python C++ PCIe AXI SerDes LVDS Embedded Linux ARM SpinalHDL RustHDL Git Timing Closure CDC
4+ yrs exp
Save

Senior Specialist, FPGA Digital Design Electrical Engineer

L3Harris

Bristol, PA 20 days ago $92,500–$171,500
FPGA VHDL Digital Signal Processing Vivado Quartus Libero MATLAB Simulink AMD (Xilinx Intel (Altera Microchip (Microsemi Circuit Design Schematic Generation PWB Layout Oscilloscope Logic Analyzer Signal Generator RF Encryption
6+ yrs exp
Save