Staff Engineer, FPGA Design/Verification

GE Aerospace

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Grand Rapids, MIClearwater, FLRockledge, NJ
Posted
7 days ago
Freshness
Confirmed live yesterday
Nearby
22 roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $188k
$133k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $167,300–$209,125.

Based on 240 similar postings.

Employer

About GE Aerospace

GE Aerospace (General Electric Aerospace) designs and produces commercial and military jet engines, components, and integrated systems for aircraft manufacturers and airlines worldwide. Industry: Aerospace & Aviation Engines

GE Aerospace currently has 35 open roles on FindRole.

Listed pay typically runs $130,000–$173,000 across 19 roles with salary data.

Most-posted roles

View all roles at GE Aerospace

At a glance

TL;DR · Staff Engineer, FPGA Design/Verification

Role Posting Log in to save

Staff Engineer - FPGA Design/Verification joins the custom logic team to drive technology development, innovation, and program execution across multiple products. This role involves designing FPGA, ASIC, and CPLD devices for avionics hardware applications while managing requirements in DOORs and preparing DO-254 certification artifacts. The engineer will develop design solutions for complex challenges, create project plans, and manage costs and schedules. Key technical responsibilities include VHDL design, simulation, and the creation of UVM Test Benches. Required skills include proficiency with tools like Vivado, Libero, and Quartus, alongside experience with high-speed data interfaces such as PCIe, AXI bus, SERDES, and DMA. The role focuses on solving hardware problems within the avionics domain, specifically involving protocols like MIL-STD-1553, A429, A664, and TSN for aerospace systems.

What does a Engineer earn?

Median $185000 from 263 postings across 56 companies.

See salary data

Skills

VHDL UVM FPGA ASIC CPLD Intel Quartus Lattice Diamond Microsemi Libero Mentor Graphics Expedition PCIe AXI Bus SERDES DMA MIL-STD-1553 DO-254 System on Chip Hyperlinx PI/SI

What you'll do

  • Design FPGA, ASIC, and CPLD devices for avionics hardware applications including innovative patentable solutions.
  • Perform VHDL design using industry-standard tools to execute hardware design and simulation.
  • Manage requirements development and tracking within DOORs while preparing necessary DO-254 certification artifacts.
  • Create project plans for custom logic development, including scheduling and cost management objectives.
  • Develop technical bids, proposals, and complex architectures for specific product areas.
  • Analyze data to provide technical recommendations and solve complex hardware design problems.
  • Mentor less experienced colleagues and lead small projects with moderate risks and resources.
  • Maintain comprehensive documentation of all technical data in accordance with engineering policies.

What we're looking for

  • Must be authorized to work in the United States.
  • Must be a U.S. Person (U.S. Citizen, lawful permanent resident, asylee, or refugee).
  • Bachelor's degree in Electrical or Computer Engineering from an accredited university.
  • Minimum of 8 years of professional experience in design.
  • Master of Science in Electrical or Computer Science Engineering (preferred).
  • Minimum of 5 years of experience in computing product development containing cSoC device architectures (preferred).
  • Experience with Zynq and Polarfire devices, high speed data interfaces, and VHDL/UVM Test Benches (preferred).
  • Export-controlled information.

Related searches

More Staff Engineer jobs Staff Engineer jobs in Grand Rapids All jobs at GE Aerospace

More like this

Similar roles

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 8 days ago
VHDL UVM FPGA ASIC CPLD Intel Quartus Lattice Diamond Microsemi Libero Mentor Graphics Expedition PCIe AXI SERDES DMA MIL-STD-1553 DO-254 System on Chip High Speed Data Interfaces
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Waltham, MA 6 days ago $191,000–$253,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C++ C Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Linux Unix
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Boulder, CO 6 days ago $165,000–$218,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C++ C Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Linux Unix
8+ yrs exp
Save

Specialist, FPGA Verification Engineer

L3Harris

Palm Bay, FL 2 days ago
UVM System Verilog FPGA VHDL C++ Python Vivado Quartus PCI Express Ethernet SRIO Linux Git SVN Bash Perl DO-254 Constrained Random Verification
4+ yrs exp
Save

FPGA Engineer

Anduril Industries

Broomfield, CO +1 17 days ago $143,000–$191,000
FPGA SystemVerilog VHDL RTL Altera Vivado Quartus Digital Signal Processing PCIe Ethernet JESD204B Xilinx Zynq UltraScale+ RFSoC MATLAB Git DO-254
10+ yrs exp
Save

Senior Electronics Design Engineer, Avionics

GE Aerospace

Rockledge, FL 9 days ago $130,000–$173,000
FPGA System on Chip High Density Interconnect (HDI) PCIe Gen3 10GBASE-KR Fiber Optics CAN MIL-STD-1553 ARINC 429 ARINC 664 TSN OpenVPX PIC-SIG DO-254 Mentor Graphics Expedition Hyperlinx PI/SI OrCAD PSPICE LT Spice Mathcad
8+ yrs exp Hybrid
Save