FPGA Design and Prototyping Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $166,400–$249,600 / yr
Posted: 8 days ago
Freshness: Confirmed live yesterday
Closes: Sep 24, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k

This role $208k

$138k most similar roles pay here $262k

This role pays more than 61% of similar roles. Most pay $162,000–$218,125 — the shaded band above. At the midpoint, this role pays about $208k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 474 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 474 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · FPGA Design and Prototyping Engineer

Role Posting Log in to save

As a member of the front-end design and integration team, the FPGA Design and Prototyping Engineer will drive FPGA prototyping strategy and execution to ensure first-pass silicon success. The role involves defining architecture, methodology roadmaps, and platform strategies for complex SoCs, including partitioning, interconnects, clocking, and high-speed interfaces. Key responsibilities include leading RTL adaptation, developing verification infrastructure, and managing system-level debug capabilities while mentoring engineering teams. The candidate will utilize Synopsys HAPS or Cadence Protium platforms alongside Vivado and Vitis toolchains to manage projects involving PCIe, DDR, Ethernet, USB, and HBM. Technical requirements include expertise in SystemVerilog, Verilog, timing closure, floorplanning, and CDC analysis. This role addresses the technical challenge of enabling early hardware validation and software bring-up for large-scale semiconductor programs through advanced FPGA prototyping and cross-functional collaboration.

Skills

FPGA SystemVerilog Verilog Vivado Vitis Synopsys HAPS Cadence Protium SoC PCIe DDR Ethernet USB HBM AXI ACE CHI RTL CDC Analysis Floorplanning Timing Closure

What you'll do

Define the FPGA prototyping architecture, methodology roadmap, and platform strategy for complex SoCs.
Lead the development and deployment of FPGA prototype platforms including RTL adaptation and verification infrastructure.
Drive cross-functional collaboration to enable early hardware validation and software bring-up.
Provide technical leadership and mentorship to engineering teams through design reviews and project planning.
Establish engineering processes, implementation methodologies, and documentation standards to improve scalability.
Represent the organization in architecture reviews and customer-facing discussions regarding FPGA technology.
Partner with EDA and FPGA tool vendors to resolve complex technical challenges and drive technology adoption.

What we're looking for

Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
7+ years of experience in FPGA design, implementation, and SoC prototyping (preferred).
Proven experience leading FPGA prototyping efforts for large-scale semiconductor programs (preferred).
Hands-on experience with Synopsys HAPS and/or Cadence Protium platforms (preferred).
Strong knowledge of multi-FPGA partitioning, board bring-up, and high-speed interfaces like PCIe, DDR, Ethernet, USB, and HBM (preferred).
Expert proficiency with AMD/Xilinx Vivado and Vitis toolchains (preferred).
Deep expertise in FPGA timing closure, floorplanning, CDC analysis, pipelining, and performance optimization (preferred).
Strong SystemVerilog and/or Verilog design and verification experience (preferred).

Similar roles

Advanced ASIC FPGA Design Engineer

General Dynamics

Scottsdale, AZ 13 days ago $135,396–$150,205

VHDL Verilog SystemVerilog Xilinx Microchip Vivado Libero QuestaSim ModelSim CI/CD Python Tcl Bash GitLab AXI4 PCIe Ethernet FPGA RTL Design

5+ yrs exp

Save

System FPGA Engineer

Qualcomm

Santa Clara, CA +4 15 days ago $159,600–$239,400

FPGA Verilog SystemVerilog Python cocotb RTL Vivado Vitis Quartus Prime JTAG PCIe DDR5 LPDDR5X I2C UART AXI4 SerDes Git GitHub CI/CD SVA IPMI MCTP PLDM OpenBMC

4+ yrs exp

Save

Specialist, Electrical Engineer (FPGA)

L3Harris

Palm Bay, FL 19 days ago

FPGA VHDL Verilog SystemVerilog AMD Xilinx Vivado RTL Design Tcl Python Linux XDC Timing Closure Hardware-in-the-loop (HIL) Firmware Simulation Verification Oscilloscopes Logic Analyzers

4+ yrs exp

Save

FPGA Prototyping Lead

Amd

San Jose, CA 74 days ago $200,000–$300,000

FPGA SystemVerilog Verilog Vivado Vitis Synopsys HAPS Cadence Protium SoC Architecture PCIe DDR Ethernet USB HBM AXI ACE CHI RTL Design Timing Closure CDC Analysis Floorplanning

10+ yrs exp Hybrid

Save

Senior Staff Design Verification Engineer

Amd

San Jose, CA 28 days ago $200,000–$300,000

Verilog SystemVerilog UVM Python Tcl Perl Shell DFT STA RTL Design ASIC SoC FPGA Synopsys Cadence VCS PrimeTime GDS HBM PCIe

Hybrid

Save

Senior Staff ASIC Design Engineer

Amd

San Jose, CA 28 days ago $200,000–$300,000

Verilog System Verilog UVM RTL Design FPGA Python Tcl Perl Shell Static Timing Analysis DFT Synthesis place-and-route GDS Synopsys DC Compiler Primetime VCS Cadence Virtuoso PCIe SerDes

Hybrid

Save