FPGA Design Engineer

Motorola Solutions

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Los Angeles, CA
Salary
$110,000–$150,000 / yr
Employment
Full-time
Posted
4 days ago
Freshness
Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $196k
This role $130k
$96k $243k
below market most similar roles pay here above market

This role pays less than 91% of similar roles. Most pay $162,000–$229,100 — the blue band above. At the midpoint, this role pays about $130k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Motorola Solutions

Motorola Solutions, Inc. (NYSE: MSI) is a leading American technology company providing mission-critical communications, video security, and analytics for public safety and enterprise customers.

Motorola Solutions currently has 159 open roles on FindRole.

Listed pay typically runs $100,000–$130,000 across 121 roles with salary data.

Most-posted roles

View all roles at Motorola Solutions

At a glance

TL;DR · FPGA Design Engineer

JOB TITLE: FPGA Design Engineer The FPGA Design Engineer joins the FPGA Engineering team to support the research and development of advanced wireless systems. This role involves participating in the full development lifecycle from concept to field deployment, specifically focusing on the efficient implementation of novel signal processing algorithms for MIMO wireless networking products. Key responsibilities include digital design architecting, RTL coding, simulation, test bench development, and FPGA synthesis with timing closure. The engineer will perform hardware verification and troubleshooting using logic analyzers while supporting RF and Software Engineering teams. Required technical skills include experience with Xilinx FPGAs, SoCs, and the Vivado IDE, along with proficiency in Tcl or Python. The role addresses challenging real-world communication needs for mission-critical applications in defense, law enforcement, and public safety environments.

What you'll do

  • Architect digital designs for wireless communication projects.
  • Develop fixed-point signal processing blocks in coordination with systems engineers.
  • Perform RTL coding, simulation, and test bench development.
  • Execute FPGA synthesis and ensure timing closure.
  • Conduct hardware verification and troubleshooting using logic analyzers.
  • Provide technical support to the RF and Software Engineering teams.
  • Implement novel signal processing algorithms for MIMO wireless networking products.

What we're looking for

  • Bachelor of Science in Electrical Engineering, Computer Science, or related field plus 2 years of FPGA design experience.
  • Master of Science or Ph.D. in Electrical Engineering, Computer Science, or related field.
  • Must be a U.S. Citizen.
  • Must be a U.S. Person (permanent resident or citizen).
  • Proven expertise working with multiple clock-domain, high-utilization FPGA designs.
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE.
  • Experience with tcl or python.
  • Master of Science degree in Electrical Engineering (preferred).
  • Experience with fixed point binary arithmetic, digital signal processing, MATLAB, or communication systems on FPGA/ASIC (preferred).

More like this

Similar roles

FPGA/ASIC Design Engineer

SpaceX

Redmond, WA +1 11 days ago $125,000–$165,000
ASIC Design FPGA Design SystemVerilog Verilog VHDL RTL Design Python C/C++ Bash DSP AXI AHB APB VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II Oscilloscope Spectrum Analyzer

Senior FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA 4 days ago $155,000–$195,000
FPGA RTL Digital Signal Processing Vivado Xilinx MATLAB Hardware Verification Logic Analyzers ASIC Simulation Test Bench Development Timing Closure MIMO MANET
6+ yrs exp Hybrid

Principal FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA 4 days ago $195,000–$235,000
FPGA RTL Design Digital Signal Processing Vivado Xilinx Python Perl MATLAB Hardware Verification Logic Analyzers ASIC Wireless Communication Simulation Timing Closure
10+ yrs exp Hybrid

FPGA Engineer

General Dynamics

Annapolis Junction, MD 43 days ago $109,013–$114,975
VHDL Verilog SystemVerilog TCL Vivado Petalinux Yocto Buildroot Git CI/CD Ethernet Interlaken Aurora SerialLite II RS-232 SPI I2C CAN DRAM SRAM Static Timing Analysis
2+ yrs exp Hybrid

FPGA Engineer

Anduril Industries

Broomfield, CO +1 41 days ago $143,000–$191,000
FPGA SystemVerilog VHDL RTL Digital Signal Processing Altera Quartus Vivado Xilinx Zynq UltraScale+ RFSoC AgileX PCIe Ethernet JESD204B MATLAB Git DO-254 Software-Defined Radio
10+ yrs exp

Specialist FPGA Design Engineer

L3Harris

Salt Lake City, UT 25 days ago
FPGA VHDL Verilog Digital Signal Processing ModelSim Xilinx Vivado Altera Quartus Matlab Simulink C++ C# Git Ethernet PCIe SDRAM DDR3 UART SPI JESD
4+ yrs exp