Browse tech roles

UVM C++ SystemVerilog ASIC verification UCIe HBM controller Memory DFT DDR Custom HBM CI/CD +5 more Show less

RTL2GDSII EDA tools CMOS digital design principles Standard cells DFT Scan MBIST LBIST Physical design flows +4 more Show less

EDA RTL2GDSII ASIC SOC CMOS DFT Scan MBIST LBIST Standard Cells Physical Design Flows +6 more Show less

RTL2GDSII EDA tools CMOS digital design principles Standard cells DFT Scan MBIST LBIST Physical design flows +4 more Show less

Siemens_Tessent Perl Python Tcl C++ IEEE_1500 IEEE_1687 Teradyne Advantest Streaming_Scan_Network ATPG SDF_annotated_gate_level_simulations In-System_Test(IST) boundary_scan(IEEE_1149.1) +9 more Show less

Siemens_Tessent Perl Python Tcl C++ IEEE_1500 IEEE_1687 In-System_Test_(IST) boundary_scan_IEEE_1149_1 Automated_Test_Equipment_(ATE) Teradyne Advantest Streaming_Scan_Network cell-aware_fault_models_ATPG +9 more Show less

Siemens_Tessent Perl Python Tcl C++ IEEE_1500 IEEE_1687 Teradyne Advantest Streaming_Scan_Network ATPG SDF_annotated_gate_level_simulations In-System_Test boundary_scan functional_testing board_level_diagnostics +11 more Show less

Python ASIC Verification Design CI/CD

Python ASIC Verification CI/CD

Python ASIC Verification CI/CD

Python CI/CD

Python CI/CD

Python CI/CD

Python CI/CD

AXI AHB RTL FPGA ASIC

AXI AHB RTL FPGA ASIC

AXI AHB RTL FPGA ASIC

Python ASIC verification Test bench development

Python ASIC Design Verification Test Bench Development CI/CD

Python ASIC Verification