Sr. ASIC Design Verification Engineer (Silicon Engineering)

SpaceX

Quick summary

Work type
On-site
Location
Irvine, CA
Salary
$165,000–$230,000 / yr
Posted
today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $188k
This role $198k
$144k most similar roles pay here $239k

This role pays more than 58% of similar roles. Most pay $158,850–$216,250 — the shaded band above. At the midpoint, this role pays about $198k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 604 open roles on FindRole.

Listed pay typically runs $130,000–$155,000 across 440 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Sr. ASIC Design Verification Engineer (Silicon Engineering)

The Senior ASIC Design Verification Engineer role at Silicon Engineering in Irvine, CA, involves designing and verifying complex integrated circuits for high-performance computing systems. This position requires collaborating with cross-functional teams to develop verification strategies, create test benches, and automate testing processes using Python scripts. The ideal candidate will have a bachelor’s degree in electrical or computer engineering and experience with ASIC design flows, including knowledge of UVM/OVM methodologies and simulation tools like VCS/Verdi. They should possess strong problem-solving skills and be adept at working within the constraints of ITAR regulations to ensure compliance in sensitive projects.

What you'll do

  • Develop and execute verification plans for complex ASIC designs.
  • Create testbenches, simulations, and validation scripts to ensure design accuracy.
  • Define coverage metrics and monitor progress towards full functional coverage.
  • Collaborate on debugging issues identified during verification phases.
  • Optimize verification processes to improve efficiency and reduce cycle time.

What we're looking for

  • Bachelor’s degree in electrical engineering or computer engineering
  • Experience with Python for automation
  • Strong ASIC design verification skills
  • Knowledge of U.S. Department of State ITAR requirements
  • Proven track record in silicon engineering
  • Excellent problem-solving and technical expertise

More like this

Similar roles