Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

SpaceX

Quick summary

Work type
On-site
Location
Austin, TX
Posted
today

Market check

Salary context

How this pay compares to similar roles

Similar $188k
$152k most similar roles pay here $233k

This listing doesn't post a salary. Most similar roles pay $160,000–$216,250.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 604 open roles on FindRole.

Listed pay typically runs $130,000–$155,000 across 440 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

The Senior SOC/ASIC Physical Design Engineer role is part of the Silicon Engineering team, focusing on advanced semiconductor design. This position involves managing complex RTL2GDSII physical design and signoff flows using industry-standard EDA tools, ensuring compliance with CMOS digital design principles and standard cell libraries. The engineer will also handle DFT/Scan/LBIST integration, optimizing for performance and manufacturability. Candidates should have extensive experience in SOC/ASIC physical design, proficiency in EDA toolsets like Calibre or Cadence, and a strong grasp of digital circuit design fundamentals. This role requires expertise in handling large-scale silicon projects with a focus on high-performance computing applications, adhering to ITAR regulations for U.S. Department of State compliance.

What you'll do

  • Perform ASIC/SOC physical design and signoff flows from RTL to GDSII.
  • Utilize industry-standard EDA tools for efficient physical design processes.
  • Apply CMOS digital design principles in the creation of standard cells.
  • Implement DFT/Scan/LBIST techniques to enhance testability in designs.
  • Ensure compliance with ITAR requirements for U.S. Department of State standards.

What we're looking for

  • Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flows
  • Proficiency with industry-standard EDA tools, including understanding of capabilities and underlying algorithms
  • Knowledge of CMOS digital design principles and standard cell libraries
  • Understanding of DFT/Scan/MBIST/LBIST and their impact on physical design flows
  • ITAR compliance required for U.S. Department of State regulations

More like this

Similar roles