Browse tech roles

UVM SystemVerilog Verilog C C++ Assembly Python Makefile Constrained Random Testing Emulation Digital Logic Design Chip Architecture ARM V7 Wireless Protocols Power Analysis RTL Design Debugging +12 more Show less

UVM SystemVerilog Verilog C C++ Assembly Python Makefile Constrained Random Testing Emulation Digital Logic Design Chip Architecture Microarchitecture Wireless Protocols Power Analysis +10 more Show less

SystemVerilog UVM Verilog UPF Python C C++ Formal Verification JasperGold PCIe AXI AHB SVA ASIC SOC Perl Assembly +12 more Show less

SystemVerilog UVM Verilog UPF Python C C++ Formal Verification JasperGold PCIe AXI AHB SVA Perl RTL ASIC SOC WiFi Bluetooth +14 more Show less

SystemVerilog UVM Verilog Matlab C System C RTL ASIC Formal Verification DSP CMOS Coverage Analysis +7 more Show less

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Functional Coverage Assertion-Based Verification Python PLL DAC ADC RF Digital Design Verification Planning DMS real-number-modeling +10 more Show less

SystemVerilog UVM Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling Assertion-Based Verification RTL Simulation Bash Perl ASIC Verification Functional Coverage Digital Design +9 more Show less

UVM System C C++ C Matlab Formal Verification DPI-C RTL FPGA Emulation DSP Scripting +7 more Show less

UVM C/C++ Formal Verification Matlab System C DPI-C RTL FPGA Emulation Scripting DSP CMOS +7 more Show less

SystemVerilog UVM ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Bus Functional Models Transaction-Level Modeling Digital Communication Systems Bluetooth Cellular +7 more Show less

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Python Functional Coverage Assertion-Based Verification Digital Design RF PLL DAC ADC DMS Testbench Architecture Verification Planning +10 more Show less

SystemVerilog UVM Python C++ Perl Digital Simulation Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design C Assembly Data Structures Algorithms PCI Express DisplayPort MIPI +14 more Show less

SystemVerilog UVM Python Perl C++ Assembly Digital Simulation Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design PCI Express DisplayPort MIPI Data Structures and Algorithms +12 more Show less

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Debug Computer Architecture Digital Design +6 more Show less

UVM SystemC DPI-C C Matlab Formal Verification Scripting Modem Design pre silicon post silicon AI/LLM CMOS +7 more Show less

UVM SystemC C Matlab DPI-C Digital Verification Modem Design pre silicon post silicon Formal Verification Scripting CMOS DSP +8 more Show less

SystemVerilog UVM Verilog SystemC Matlab C DPI-C Formal Verification RTL DSP CMOS Scripting +7 more Show less

UVM SystemC C Matlab DPI-C Digital Verification Modem Design Formal Verification pre silicon post silicon Scripting CMOS DSP Test Bench +9 more Show less

UVM C/C++ Formal Verification System C DPI-C Matlab RTL FPGA Emulation Scripting DSP CMOS +7 more Show less

SystemVerilog UVM ASIC Design Verification Wi-Fi IEEE 802.11 OOP Testbench Development Coverage Analysis Claude Code AI Tools Fabric Protocols MAC Verification +7 more Show less