Browse tech roles

UVM SystemVerilog Verilog SystemC Matlab C DPI-C Formal Verification RTL ASIC Digital Verification Scripting CMOS +8 more Show less

UVM C++ C Matlab Formal Verification System C DPI-C RTL FPGA Emulation Scripting ASIC Design Digital Verification CMOS +9 more Show less

UVM C++ C System C DPI-C Formal Verification Matlab RTL FPGA Emulation Digital Verification ASIC Scripting CMOS +9 more Show less

SystemVerilog UVM ASIC Design Verification Wi-Fi IEEE 802.11 Claude Code AI Tools Testbench Development Coverage Analysis Verification Methodology +5 more Show less

System Verilog UVM ASIC Design Verification Wi-Fi IEEE 802.11 Constrained Random Testing Gate Level Simulation Coverage Closure Claude Code AI Tools Testbench Development Simulation +7 more Show less

UVM SystemVerilog ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Bus Functional Models Scoreboarding Transaction-Level Modeling Bluetooth Cellular +7 more Show less

UVM ASIC Verification RTL Simulation Python Perl Bash Functional Coverage DPI UPF +4 more Show less

UVM System Verilog Python C++ System C SVA Coverage Driven Verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Perl Automation +13 more Show less

UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 4G/5G 3GPP AXI AHB NoC Perl Prompt Engineering +11 more Show less