Design Verification Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Sunnyvale, CA
Salary: $184,700–$324,800 / yr
Posted: 4 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $199k

This role $255k

$129k $346k

below market most similar roles pay here above market

This role pays more than 98% of similar roles. Most pay $168,500–$229,100 — the blue band above. At the midpoint, this role pays about $255k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Design Verification Engineer

Role Posting Log in to save

The Design Verification Engineer joins the wireless silicon development team to support the wireless SOC organization. This role focuses on highly energy efficient designs and new technologies for wireless silicon. The engineer will collaborate with architecture and RTL power designers to define power vector tests and verify functionality correctness. Key responsibilities include developing test plans and environments, preparing and executing test plans, and performing cross-functional reviews. The candidate will utilize C, C++, assembly, Verilog, and SystemVerilog to develop complex power vector tests for wireless protocol designs. Required skills include knowledge of digital logic design, chip architecture, microarchitecture, and constrained random testing. The role involves using UVM, makefiles, and potentially Python for system level tests within the context of wireless protocol development.

What does a Design Verification Engineer earn in California?

Median $199500 from 57 postings across 7 companies.

See salary data

Skills

UVM SystemVerilog Verilog C C++ Assembly Python Makefile Constrained Random Testing Emulation Digital Logic Design Chip Architecture Microarchitecture Wireless Protocols Power Analysis

What you'll do

Develop and implement C tests for wireless SoC verification and power analysis.
Define power vector tests and verify functionality correctness with architecture and RTL power designers.
Develop comprehensive test plans and test environments using C or UVM.
Create complex power vector tests for wireless protocol designs in C or assembly.
Execute test plans and perform technical reviews with cross-functional teams.
Port simulation tests to emulation environments.
Perform debugging and problem-solving for constrained random testing.

What we're looking for

BS degree and a minimum of 10 years of relevant industry experience.
Experience with C/C++/assembly programming and Verilog/SystemVerilog.
Understanding of C compilation flow and makefile.
Solid verification skills in problem solving, constrained random testing, and debugging.
Solid understanding of reusable verification frameworks.
Knowledge of digital logic design, chip architecture, and microarchitecture.
Experience in setting UVM/System TB with embedded C tests (preferred).

Similar roles

Design Verification Engineer

Apple Inc

Sunnyvale, CA 40 days ago $184,700–$324,800

SystemVerilog UVM Python Perl C++ Assembly Digital Simulation Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design PCI Express DisplayPort MIPI Data Structures and Algorithms

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800

SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Ethernet TCP/IP NVLink Infiniband Data Structures and Algorithms

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

Seattle, WA 40 days ago $122,700–$184,800

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Debug SOC Computer Architecture Digital Design Testbench

Save

Design Verification Engineer

Apple Inc

Cupertino, CA 40 days ago $150,400–$277,600

SystemVerilog UVM Python Perl C/C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Data Structures and Algorithms

3+ yrs exp

Save

Design Verification Engineer

Apple Inc

Cupertino, CA 54 days ago $155,896–$225,300

System Verilog UVM C C++ Python Perl EDA Tools Digital Design Computer Architecture Constrained Random Verification Functional Coverage ASIC Design Flow High-speed Interface Protocols Regression Analysis Verification IP

3+ yrs exp

Save

Design Verification Engineer

Apple Inc

Beaverton, OR 40 days ago

SystemVerilog UVM Digital Simulation Python Perl C/C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design Data Structures Algorithms PCI Express DisplayPort MIPI

10+ yrs exp

Save