Design Verification Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Sunnyvale, CA
Salary: $129,300–$194,700 / yr
Posted: 17 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $198k

This role $162k

$117k most similar roles pay here $240k

This role pays less than 79% of similar roles. Most pay $168,500–$227,900 — the shaded band above. At the midpoint, this role pays about $162k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Design Verification Engineer

Role Posting Log in to save

As a Design Verification Engineer within the Hardware Technology team, you will be responsible for verifying the functionality and performance of premier SOCs. Working in a vertical product model, you will collaborate with design, micro-architecture, and software teams to ensure the quality of an IP or subsystem. Your daily responsibilities include reviewing architecture specifications, developing test plans and coverage plans, defining next-generation verification methodologies, and building testbenches. You will also run and triage regressions, track bugs, and analyze coverage to meet performance goals. The role requires proficiency in Verilog, SystemVerilog, and digital simulation and debug techniques. Additionally, you should possess skills in Python or Perl scripting languages, with knowledge of computer architecture and digital design fundamentals. Experience with C/C++ and assembly is also considered a plus for this technical hardware role.

What does a Design Verification Engineer earn in California?

Median $191200 from 59 postings across 7 companies.

See salary data

Skills

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Computer Architecture Digital Design

What you'll do

Verify the functionality and performance of premier System on Chips (SoCs) and subsystems.
Review design and architecture specifications to ensure quality across the product lifecycle.
Develop comprehensive test plans, coverage plans, and next-generation verification methodologies.
Create and maintain complex testbenches for hardware validation.
Identify use cases and corner conditions by collaborating with design, architecture, and software teams.
Run and triage regressions to identify and resolve hardware issues.
Track bugs and analyze coverage metrics to achieve target quality goals.

What we're looking for

Minimum of BS degree.
Knowledge of computer architecture and digital design fundamentals (preferred).
Knowledge of Verilog or SystemVerilog, digital simulation, and debug (preferred).
Experience with Python, Perl, or similar scripting language (preferred).
Ability to work independently to deliver project goals (preferred).
Experience with C/C++ and assembly is a plus (preferred).
Excellent interpersonal skills and the drive to take on diverse challenges (preferred).

Similar roles

Design Verification Engineer

Apple Inc

Sunnyvale, CA 17 days ago $184,700–$324,800

SystemVerilog UVM Digital Simulation Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design Data Structures Algorithms

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

Cupertino, CA 17 days ago $184,700–$324,800

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

Beaverton, OR 17 days ago

SystemVerilog UVM Digital Simulation Python Perl C++ Assembly Computer Architecture Digital Design PCI Express DisplayPort MIPI Data Structures Algorithms Scripting Verification Methodology

3+ yrs exp

Save

Design Verification Engineer

Apple Inc

Austin, TX 17 days ago

SystemVerilog UVM Digital Simulation Python Perl C++ C Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design Data Structures Algorithms PCI Express DisplayPort MIPI

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

Santa Clara, CA 17 days ago $129,300–$194,700

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Debug Computer Architecture Digital Design

Save

Design Verification Engineer

Apple Inc

Cupertino, CA 17 days ago $129,300–$194,700

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Computer Architecture Digital Design

Save