Browse tech roles

Formal Verification System Verilog UVM Python Fabric Interconnects CHI AMBA PCIe CXL Assertions Coverage-Driven Verification Simulation Root-Cause Analysis AI-assisted tools +9 more Show less

Mixed-Signal IC Design Cadence EDA Spectre ADE Layout Python LabView AMS PVT Variation Parasitic Extraction Signal Integrity Subthreshold Design Formal Verification Simulation Testbenches Characterization +10 more Show less

Physical Design Silicon Design Synthesis Place and Route Clock Construction CTS Timing Signoff Physical Verification EMIR Formal Equivalence Low Power Verification RTL to GDS PPA Floorplanning Extraction Tape-out +11 more Show less

SystemVerilog UVM C++ Python Verilog VHDL Ruby Perl Agile Hardware Emulation FPGA Makefiles Scripting Post-Silicon Validation Pre-Silicon Functional Verification +10 more Show less

JavaScript TypeScript WebGL WebGPU GLSL WGSL Three.js React Three Fiber GSAP Motion Shaders Real-time Rendering Component Architecture GPU Profiling Accessibility Human Computer Interaction +11 more Show less

ASIC SoC Physical Design RTL-to-GDSII Synthesis Place & Route STA Signoff Timing Closure Power Optimization TCL Python Synopsys Cadence PPA EM/IR Power Integrity +11 more Show less

ASIC Design Physical Design Place and Route Static Timing Analysis Clock Tree Synthesis Floorplanning Power Planning Signal Integrity Analysis Physical Verification DFT Low Power Design UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime RC Extraction ECO Implementation +18 more Show less

Python ASIC EDA Tools Innovus ICC2 Calibre Tcl Docker RAG LLM Pinecone Weaviate OpenAI API GPT-4o MLPD RTL2GDSII Tempus Primetime Redhawk Voltus Pegasus +16 more Show less

Electrical Design PCB Layout Schematic Capture Hardware Bring-up Python C/C++ FPGA Ethernet DDR4 I2C SPI SerDes Digital to Analog Converters Prototyping +9 more Show less

Silicon Photonics SKILL Scripting DRC LVS Tapeout Python Verilog-A MATLAB Ansys Lumerical ZeMax FDTD FDE EME DWDM Co-packaged Optics Mixed-Signal Design +11 more Show less

Data Center Design Thermal Management Cooling Technologies High-Performance Computing HPC Infrastructure Design Thermal Simulation Heat Rejection Systems Airflow Strategies Hardware Development Quality Assurance Basis of Design Oracle Cloud Infrastructure OCI +9 more Show less

ASIC FPGA UVM OVM VMM Python RTL Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM Python RTL Pre-silicon Verification Post-silicon Validation Constrained Random Verification Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM Python RTL Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM Python RTL Pre-silicon Verification Post-silicon Validation Chip Bring-up Constrained Random Verification Object-Oriented Programming Test Bench Development Coverage Models Scripting Digital Design +11 more Show less

SystemVerilog UVM OVM Python C C++ MATLAB Ruby Perl AMS RTL DFT SoC Azure Simulation Validation Characterization +12 more Show less