Browse tech roles

IC Package Design ASIC RFIC Power Integrity EM Simulation Cadence APD+ SIP HFSS SIWave ADS BGA Co-packaged Optics Tapeout Substrate Design Mixed Signal silicon floor plan +11 more Show less

IC Package Design ASIC RFIC Cadence APD+ SIP SIWave HFSS ADS Power Integrity EM Simulation BGA Co-packaged Optics Tapeout Substrate Design Mixed Signal +10 more Show less

IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DFM DRC DDR PCIe +14 more Show less

IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DFM DRC DDR PCIe +14 more Show less

IC Package Design Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux SI/PI RLGC S-parameters DDR PCIe DRC DFM Tape-out +15 more Show less

IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DRC DFM DDR PCIe +14 more Show less

IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters Unix Linux DFM DRC DDR PCIe +14 more Show less

IC Package Design Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux SI/PI RLGC S-parameters DDR PCIe DRC DFM Automation +15 more Show less

IC Package Design Flip-chip BGA ASIC SerDes Signal Integrity Power Integrity HBM DDR5 Cadence APD Allegro Package Designer Cadence SKILL Physical Design Layout RF Microwave ADC DAC +12 more Show less

IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DRC DFM Unix Linux DDR PCIe +14 more Show less

IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL HFSS PowerSI Calibre CAM350 SI/PI) analysis RLGC S-parameter Modeling Unix Linux DFM DRC DDR PCIe +14 more Show less

IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DDR PCIe Unix Linux DRC DFM Tape-out +15 more Show less

IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DFM DRC DDR PCIe +14 more Show less

IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DFM DRC DDR PCIe +14 more Show less

IC Package Design Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux SI/PI RLGC S-parameters DDR PCIe DRC DFM Tape-out +15 more Show less

ASIC Package Design PCB Design SI/PI high‑speed signaling EDA Tools Python Perl TCL Floorplanning stack‑up definition Tapeout multi‑die systems Interposers Power Delivery +9 more Show less