Senior IC Package Design Engineer

SpaceX

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Austin, TXIrvine, CA
Posted
4 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $209k
$150k $272k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $177,250–$240,287.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 854 open roles on FindRole.

Listed pay typically runs $130,000–$165,000 across 591 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Senior IC Package Design Engineer

The Sr. IC Package Design Engineer joins the Silicon Engineering team to develop next-generation ASICs for space and ground infrastructures. This role involves leading the packaging for custom in-house ASICs and RFICs used in digital beam formers and modems. Key responsibilities include owning package selection, BGA configuration, and package structure, as well as performing layout, optimization, design verification, and tapeout. The engineer must simulate and optimize signal and power integrity and RF performance while coordinating with cross-functional groups on silicon floor plans and pin outs. Required skills include experience with IC package design, substrate design for RF and high-speed die, and tools like Cadence APD+/SIP. Proficiency in SIWave, HFSS, and ADS for EM simulation is also required to solve complex connectivity problems.

What you'll do

  • Own and drive advanced package selection, new product BGA configuration, and package structure.
  • Execute package/SIP layout, optimization, design verification, and tapeout.
  • Coordinate with cross-functional groups on package selection, feasibility analysis, and design.
  • Optimize silicon floor plans, bump layouts, and package pin outs based on trade-offs.
  • Simulate and optimize signal integrity, power integrity, and RF performance of package designs.
  • Drive methodology, innovations, and productivity improvements in the package design process.

What we're looking for

  • Bachelor's degree in electrical engineering, computer engineering, or physics.
  • 5+ years of experience with IC package design.
  • Ability to work extended hours or weekends as needed to meet mission critical deadlines.
  • Must be a U.S. citizen, national, lawful permanent resident, refugee, asylee, or eligible for Department of State authorization.
  • Experience with Co-packaged Optics (CPO) (preferred).
  • Thorough understanding of signal and power integrity fundamentals (preferred).
  • Substrate design experience for RF, digital, high-speed and mixed signal die (preferred).
  • Experience with Cadence APD+/SIP or similar design tools (preferred).

More like this

Similar roles

Senior IC Package Design Engineer

SpaceX

Irvine, CA +1 4 days ago $165,000–$265,000
IC Package Design ASIC RFIC Power Integrity EM Simulation Cadence APD+ SIP HFSS SIWave ADS BGA Co-packaged Optics Tapeout Substrate Design Mixed Signal silicon floor plan
5+ yrs exp

IC Package Design Engineer

Apple Inc

Austin, TX 6 days ago
IC Package Design Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux SI/PI RLGC S-parameters DDR PCIe DRC DFM Tape-out
10+ yrs exp

IC Package Design Engineer

Apple Inc

Austin, TX 30 days ago
IC Package Design Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux SI/PI RLGC S-parameters DDR PCIe DRC DFM Tape-out
10+ yrs exp

IC Package Design Engineer

Apple Inc

Austin, TX 30 days ago
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DDR PCIe Unix Linux DRC DFM Tape-out

IC Package Design Engineer

Cisco

San Jose, CA 39 days ago $155,000–$222,600
ASIC Package Design PCB Design SI/PI high‑speed signaling EDA Tools Python Perl TCL Floorplanning stack‑up definition Tapeout multi‑die systems Interposers Power Delivery
5+ yrs exp Hybrid

IC Package Design Engineer

Apple Inc

San Francisco, CA 30 days ago $129,300–$225,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DRC DFM Unix Linux DDR PCIe