Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: FPGA Engineer Remove filter Clear all

20 of up to 20 (filtered)

Advanced ASIC FPGA Verification Engineer

General Dynamics

Scottsdale, AZ 2 days ago $122,785–$136,215
Actively hiring Confirmed live today Posted this week High trust Below market
SystemVerilog UVM ASIC FPGA Verilog Python TCL Linux Questa Modelsim Formal Verification AXI PCIe DSP GitLab Constrained Random Testing Assertions Register Abstraction Layer Xilinx
5+ yrs exp Hybrid
Save

Advanced ASIC FPGA Verification Engineer

General Dynamics

Remote (Scottsdale, AZ) 3 days ago $122,785–$136,215
Actively hiring Confirmed live today Posted this week High trust Below market
SystemVerilog UVM ASIC FPGA Verilog Python TCL Linux Questa ModelSim Formal Verification AXI PCIe DSP GitLab VHDL Constrained Random Testing Assertions Register Abstraction Layer
5+ yrs exp Remote
Save

Senior Advanced ASIC FPGA Engineer

General Dynamics

Remote (Scottsdale, AZ) 3 days ago $152,462–$169,138
Actively hiring Confirmed live today Posted this week High trust Below market
ASIC FPGA SystemVerilog Verilog UVM OVM SVA Digital Signal Processing Formal Verification Constrained Random Testing Functional Coverage Synthesis Place and Route Agile Microsoft Office
8+ yrs exp Remote
Save

FPGA Hardware Engineer

Cisco

Milpitas, CA +1 4 days ago $154,900–$225,300
Actively hiring Confirmed live today Posted this week High trust Competitive pay
FPGA ASIC Verilog System Verilog RTL UVM VMM High-speed design debug Microprocessor-based design Networking Hardware Qualification Simulation
7+ yrs exp
Save

Advanced ASIC FPGA Engineer

General Dynamics

Scottsdale, AZ 5 days ago $122,785–$136,215
Actively hiring Confirmed live today Posted this week High trust Below market
ASIC FPGA Verilog VHDL SystemVerilog Python Tcl Perl Vivado Libero ISE Synplify QuestaSim UVM OVM SVA Digital Design Synthesis Place and Route Timing Closure Clock-Domain-Crossing Logic Analyzer Oscilloscope
5+ yrs exp Hybrid
Save

Advanced ASIC FPGA Engineer

General Dynamics

Pittsfield, MA 5 days ago $128,854–$142,947
Actively hiring Confirmed live today Posted this week High trust Below market
VHDL ASIC Design FPGA Design FPGA-to-ASIC Conversion Vivado Libero Mentor Cadence Xilinx Microsemi JTAG Oscilloscope Logic Analyzer Synthesis Place and Route Power Utilization System Simulation
5+ yrs exp
Save

Specialist FPGA Design Engineer 1

L3Harris

Salt Lake City, UT 5 days ago
Actively hiring Confirmed live today Posted this week High trust
FPGA VHDL Verilog Digital Signal Processing ModelSim Xilinx Vivado Altera Quartus Matlab Simulink C C++ C# Git Ethernet SPI UART SDRAM DDR3 JESD PCIe Timing Closure
4+ yrs exp
Save

Senior FPGA Prototyping Engineer, Hardware

Nvidia

Santa Clara, CA 7 days ago $196,000–$310,500
Actively hiring Confirmed live today Posted this week High trust Above market
FPGA Prototyping RTL Synthesis Place and Route Timing Closure Verilog System Verilog Synopsys Protocompiler Siemens VPS Xilinx Vivado VCS Verdi GDB Perl Shell Tcl LPDDR5 DDR5 CXL PCIe USB4 ChipScope Oscilloscope Logic Analyzer
10+ yrs exp
Save

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 7 days ago
Actively hiring Confirmed live today Posted this week High trust
FPGA VHDL ASIC CPLD UVM Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond DO-254 DOORS PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics HyperLynx Expedition Enterprise SoC
8+ yrs exp
Save

Specialist Electrical Engineer, FPGA

L3Harris

San Diego, CA 9 days ago $92,500–$171,500
Actively hiring Confirmed live yesterday High trust Below market
FPGA VHDL Verilog Xilinx Vivado ModelSim Synplify DSP RF Digital Signal Processing Embedded Systems Oscilloscopes Logic Analyzers Signal Generators Cryptographic Algorithms Timing Closure
4+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Goleta, CA +1 11 days ago $191,000–$254,000
Actively hiring Confirmed live today High trust Above market
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C C++ Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Unix Linux Computer Vision
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Boulder, CO +1 11 days ago $165,000–$219,000
Actively hiring Confirmed live today High trust Competitive pay
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C C++ Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Unix Linux Computer Vision DFT
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Waltham, MA 11 days ago $191,000–$254,000
Actively hiring Confirmed live today High trust Above market
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C C++ Perl Unix Linux Git Subversion QuestaSim Synplify Quartus Vivado Constrained-Random Testing Assertion-Based Verification
8+ yrs exp
Save

FPGA Design & Firmware Engineer, Staff

Qualcomm

San Diego, CA 11 days ago $145,600–$218,400
Actively hiring Confirmed live today High trust Competitive pay
FPGA RTL SystemVerilog Verilog AMD/Xilinx Intel Vivado Quartus Python C++ Embedded Linux PCIe AXI SerDes LVDS Ethernet SpinalHDL RustHDL Git ARM
4+ yrs exp
Save

FPGA Design & Firmware Engineer, Staff

Qualcomm

San Diego, CA 11 days ago $145,600–$218,400
Actively hiring Confirmed live today High trust Competitive pay
FPGA RTL SystemVerilog Verilog AMD/Xilinx Intel Vivado Quartus Python C++ PCIe AXI SerDes LVDS Embedded Linux ARM SpinalHDL RustHDL Git Timing Closure CDC
4+ yrs exp
Save

FPGA Engineer IV

Applied Materials

Rochester, NY 11 days ago $156,000–$214,500
Actively hiring Confirmed live today High trust Below market
FPGA Xilinx Python C/C++ VHDL RTL TCL Linux High Level Synthesis CICD Agile DevOps Machine Learning AI HDL Coder Signal Processing Embedded Systems System on Chip
10+ yrs exp
Save

Embedded FPGA Engineer

Booz Allen Hamilton

McLean, VA 12 days ago $86,800–$198,000
Actively hiring Confirmed live today High trust Below market
FPGA HDL Vitis HLS DSP Verilog VHDL SystemVerilog Python C++ MATLAB Linux UNIX SOSA/VPX AXI‑Stream AXI‑Lite DMA Agile Jira Confluence RF Simulation Synthesis Timing Analysis Logic Analyzers Oscilloscopes Spectrum Analyzers
3+ yrs exp
Save

Specialist, Electrical Engineering, VHDL / FPGA Engineer

L3Harris

Mason, OH 12 days ago
Actively hiring Confirmed live today High trust
VHDL FPGA ModelSim Questa MATLAB Simulink Python AXI Avalon Altera AMD Xilinx SERDES LVDS RS-422 I2C SPI GigE Vision Camera Link CoaXpress HDSDI SDI Universal Verification Methodology Agile Scrum
4+ yrs exp
Save

Space Systems Engineering Integration & Test Engineer, TIDES FPGA

General Dynamics

Scottsdale, AZ 13 days ago $114,441–$126,958
Actively hiring Confirmed live today High trust Below market
FPGA RTL SystemVerilog VHDL Vivado Lattice Diamond Python Tcl Linux CI/CD Git Ethernet SPI UART JESD204B/C Oscilloscope Logic Analyzer JTAG Digital Design Timing Closure
2+ yrs exp Hybrid
Save

FPGA Engineer

SpaceX

Hawthorne, CA 13 days ago $125,000–$160,000
Actively hiring Confirmed live yesterday High trust Below market
FPGA Verilog SystemVerilog VHDL RTL Design Xilinx SoC C C++ Python Bash Perl DSP Ethernet PCI-E TCP UDP IPv4 Timing Analysis Synthesis
2+ yrs exp
Save