Senior FPGA Verification Engineer

Anduril Industries

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Goleta, CAWaltham, MA
Salary
$191,000–$254,000 / yr
Posted
11 days ago
Freshness
Confirmed live yesterday
Nearby
4 roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $190k
This role $222k
$129k $267k
below market most similar roles pay here above market

This role pays more than 83% of similar roles. Most pay $165,900–$214,000 — the blue band above. At the midpoint, this role pays about $222k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Anduril Industries

Anduril Industries is a defense technology company that builds advanced hardware and software systems for national security, including autonomous drones, surveillance systems, and the Lattice AI command platform.

Anduril Industries currently has 915 open roles on FindRole.

Listed pay typically runs $166,000–$220,000 across 871 roles with salary data.

Most-posted roles

View all roles at Anduril Industries

At a glance

TL;DR · Senior FPGA Verification Engineer

Role Posting Log in to save

The Senior FPGA Verification Engineer joins the Imaging team to support the development of new product lines involving computer vision, perception, electro-optical, infrared, and sensor data. In this role, you will work with an interdisciplinary technical team to define designs, build prototypes for ground and flight testing, and mature products for military use. Key responsibilities include designing verification environment architectures, creating written test plans, and developing testbenches for RTL blocks. You will utilize SystemVerilog, OVM/UVM, VHDL, and Verilog while managing source code with Git or Subversion. The role requires applying chip-level verification methodologies like constrained-random testing and functional coverage analysis. You will also use tools such as QuestaSim, Synplify, Quartus, or Vivado within Unix/Linux environments to solve complex imaging and sensor fusion problems.

Skills

SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C C++ Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Unix Linux Computer Vision

What you'll do

  • Design and architect verification environments using SystemVerilog or OVM/UVM.
  • Create written test plans, test cases, and track code and functional coverage.
  • Develop testbenches for RTL block verification using VHDL or SystemVerilog.
  • Recommend new tools and practices to improve the ASIC/FPGA verification flow.
  • Provide engineering estimates for new program pursuits.
  • Lead project verification teams by breaking down work, planning activities, and reporting status.

What we're looking for

  • A Bachelor's in Electrical Engineering, Computer Engineering, or a related technical field is typically required.
  • 8+ years of experience developing HDL firmware for FPGA devices.
  • Demonstrated experience developing and simulating RTL designs using VHDL and/or Verilog in a professional FPGA or ASIC development environment.
  • Proven ability to design, implement, and execute verification testbenches for RTL blocks using VHDL and/or SystemVerilog.
  • Experience applying chip-level verification methodologies, including constrained-random testing, functional coverage analysis, and assertion-based verification.
  • Experience using revision control systems such as Git or Subversion to manage source code and maintain configuration integrity.
  • Eligible to obtain and maintain an active U.S. Secret security clearance.
  • Experience with ASIC/FPGA lab validation, debug, DFT, and production test concepts (preferred); proficiency with Unix/Linux, scripting (C, C++, Python, Perl, or shell), and industry-standard tools (preferred).

Related searches

More Senior FPGA Verification Engineer jobs Senior FPGA Verification Engineer jobs in Goleta All jobs at Anduril Industries

More like this

Similar roles

Senior FPGA Verification Engineer

Anduril Industries

Waltham, MA 11 days ago $191,000–$254,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C C++ Perl Unix Linux Git Subversion QuestaSim Synplify Quartus Vivado Constrained-Random Testing Assertion-Based Verification
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Boulder, CO +1 11 days ago $165,000–$219,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C C++ Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Unix Linux Computer Vision DFT
8+ yrs exp
Save

FPGA Design and Verification Engineer

ASML

Wilton, CT 19 days ago $108,000–$157,000
FPGA VHDL System Verilog UVM OSVVM Quartus Modelsim Questa Sim Python MATLAB Simulink JIRA GIT DSP RTL ASIC LabVIEW AXI Avalon NIOS
3+ yrs exp
Save

Senior Firmware Engineer

Anduril Industries

Waltham, MA 25 days ago $191,000–$254,000
VHDL Verilog SystemVerilog FPGA SoC RTL Xilinx Vivado Intel Quartus Python MATLAB Embedded Linux Git AXI AXI-Stream SERDES DDR Ethernet SPI I2C Unix Linux
10+ yrs exp
Save