Senior FPGA Prototyping Engineer, Hardware

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$196,000–$310,500 / yr
Employment
Full-time
Posted
7 days ago
Freshness
Confirmed live today

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $183k
This role $253k
$127k $330k
below market most similar roles pay here above market

This role pays more than 95% of similar roles. Most pay $153,500–$213,375 — the blue band above. At the midpoint, this role pays about $253k versus about $183k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior FPGA Prototyping Engineer, Hardware

The Senior FPGA Prototyping Engineer joins the Emulation team to craft FPGA prototypes for next-generation GPUs and SOCs on standard prototyping platforms. The role involves making RTL FPGA-friendly, partitioning designs, and managing synthesis, place and route, and timing closure to improve prototype performance. Daily responsibilities include generating bit streams, bringing up designs on FPGA platforms, developing testing infrastructure, and verifying design correctness. The engineer must coordinate with architects, designers, verification engineers, and software teams to resolve sophisticated problems. Required technical skills include Verilog, SystemVerilog, and experience with Synopsys Protocompiler, Siemens VPS, or Xilinx Vivado. Candidates should possess expertise in ASIC design tools like VCS or Verdi, and lab debug methodologies using oscilloscopes and logic analyzers to solve complex hardware prototyping challenges.

What you'll do

  • Make RTL designs FPGA-friendly and partition them for prototyping platforms.
  • Execute synthesis, place and route, and timing closure for FPGA designs.
  • Generate bit streams and bring up designs on FPGA prototyping platforms.
  • Develop and modify bringup and testing infrastructure to verify design correctness.
  • Analyze prototype performance and troubleshoot complex hardware problems.
  • Release prototypes to customers and provide technical support for issues.
  • Define configurations and manage the end-to-end FPGA prototyping flow.

What we're looking for

  • BS in Electrical Engineering, Computer Engineering, or related field with 12+ years of experience.
  • MS in Electrical Engineering, Computer Engineering, or related field with 10+ years of experience.
  • Proven experience in FPGA prototyping architecture, devices, flows, and tools.
  • Experience in FPGA Prototyping backend flows including Synthesis, P&R, and Timing closure.
  • Experience with Synopsys Protocompiler, Siemens VPS, or Xilinx Vivado.
  • Knowledge of Verilog, SystemVerilog, and digital design concepts.
  • Hands-on experience with lab FPGA debug methodologies, tools (Identify or ChipScope), and lab debug equipment.
  • Scripting knowledge in Perl, shell, or Tcl (preferred).

More like this

Similar roles

Senior FPGA Prototyping Platform Engineer

Nvidia

Santa Clara, CA 147 days ago $168,000–$264,500
FPGA Prototyping Synthesis Place and Route Timing Closure Synopsys Protocompiler Xilinx Vivado ChipScope Oscilloscopes Protocol Analyzers SOC GPU HAPS
7+ yrs exp

FPGA Design and Prototyping Engineer

Amd

San Jose, CA 32 days ago $166,400–$249,600
FPGA SystemVerilog Verilog Vivado Vitis SoC PCIe DDR Ethernet AXI ACE CHI HBM Synopsys HAPS Cadence Protium RTL Design Timing Closure CDC Analysis Floorplanning NoC
7+ yrs exp

FPGA Design & Firmware Engineer, Staff

Qualcomm

San Diego, CA 11 days ago $145,600–$218,400
FPGA RTL SystemVerilog Verilog AMD/Xilinx Intel Vivado Quartus Python C++ PCIe AXI SerDes LVDS Embedded Linux ARM SpinalHDL RustHDL Git Timing Closure CDC
4+ yrs exp

Senior Advanced FPGA Engineer

General Dynamics

Annapolis Junction, MD 59 days ago $160,085–$173,217
VHDL Verilog SystemVerilog TCL Vivado Petalinux Yocto Buildroot Git CI/CD Ethernet Interlaken Aurora SerialLite II RS-232 SPI I2C CAN DRAM SRAM Static Timing Analysis
8+ yrs exp Hybrid

Senior Specialist, FPGA Engineering

L3Harris

Carlsbad, CA 56 days ago $106,500–$197,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Xilinx Vivado Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SPI UART SDRAM DDR3 JESD FEC LDPC
6+ yrs exp

Senior Specialist, FPGA Engineering

L3Harris

Carlsbad, CA 56 days ago $106,500–$197,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Xilinx Vivado Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SPI UART SDRAM DDR3 JESD FEC LDPC
6+ yrs exp