Browse tech roles

Verilog VHDL RTL ASIC STA CDC Lint Synthesis Python Perl C Unix High-Level Synthesis DSP Ethernet OTN Silicon Debugging Design for Test Design for Manufacturing +14 more Show less

SystemVerilog UVM Verilog C++ C ASIC Verification FPGA Ethernet PCIe Routing Switching Object-Oriented Programming Simulation Tape-out +9 more Show less

Verilog RTL Design ASIC Ethernet TCP/IP MPLS Python Perl Timing Closure Clock Domain Crossing Low Power Design Packet Processing Digital Design Micro-architecture ECO Implementation +10 more Show less

ASIC Verilog Synthesis Timing Analysis TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Liberty LIB Formal Verification Synopsys Formality Cadence Conformal Spyglass Lint DFT Scan Methodology Git SVN +13 more Show less

ASIC Verilog Synthesis Timing Analysis TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Formal Verification Synopsys Formality Cadence Conformal Spyglass Lint DFT Scan Methodology Git SVN +12 more Show less

Advanced Packaging System in Package Wafer Foundry Manufacturing IC Design EFA PFA Stress Simulation Power Delivery Optical Communication High-Performance Computing Product Development Manufacturing Project Management +8 more Show less

FEA Ansys Mechanical Engineering ASIC 3DIC MCM FCBGA Numerical Simulation Multi-chip-module Heterogeneous Integration Package Design +6 more Show less