R&D IC Design Engineer

Broadcom

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Irvine, CASan Jose, CA
Posted
14 days ago
Freshness
Confirmed live yesterday
Closes
Feb 20, 2027

Market check

Salary context

How this pay compares to similar roles

Similar $192k
$142k most similar roles pay here $252k

This listing doesn't post a salary. Most similar roles pay $162,000–$222,250.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 119 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 105 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · R&D IC Design Engineer

The R&D IC Design Engineer joins the team to develop chip designs for high-speed backplane, cable, and optical fiber communications ranging from 10Gbps to 400Gbps. The role involves translating marketing and system requirements into block level design specifications, creating detailed design documents, and performing HDL coding. Daily responsibilities include timing constraint file preparation, equivalency checking, STA result reviews, CDC checks, Lint checks, RTL/gate level simulations, and silicon debugging scripting. Candidates must possess expertise in high-speed digital circuit design, 10G/100G Ethernet, OTN networks, and DSP. Required technical skills include Verilog, VHDL, Unix/Perl Scripting or Python, and C. The role focuses on solving complex problems in low power design, design for test, and manufacturing within the high-speed networking domain to ensure successful silicon bring up and volume production qualification.

What you'll do

  • Translate marketing and system requirements into detailed block-level design specifications.
  • Perform HDL coding, timing constraint definition, and RTL/gate level simulations for high-speed communication blocks.
  • Execute and review STA results, CDC checks, Lint checks, and equivalency checking.
  • Develop scripts for silicon debugging, test benches, and various IC design tasks.
  • Conduct design tradeoff analyses regarding leakage, dynamic power, die size, and project schedules.
  • Create verification plans, test plans, and resource requirements for block development.
  • Perform silicon bring-up and debug hardware issues in a lab environment.

What we're looking for

  • Bachelor's degree in Electrical Engineering or Computer Engineering.
  • Master's or Ph.D. in Electrical Engineering or Computer Engineering.
  • Minimum of 12 years of work experience for candidates with a Bachelor's degree.
  • Minimum of 10 years of work experience for candidates with a Master's or Ph.D.
  • Knowledge of high-speed digital circuit design, ARM subsystems, and 10G/100G Ethernet/OTN networks.
  • Proficiency in Verilog, VHDL, Unix/Perl Scripting, Python, and C.
  • Experience with RTL simulation, synthesis, low power design, and design for test/manufacturing.
  • Strong analytical skills, problem-solving abilities, and hands-on lab debugging experience.

More like this

Similar roles

ASIC Design Engineer

Apple Inc

Beaverton, OR 143 days ago
Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces
10+ yrs exp

Principal IC Design Engineer

Broadcom

Broomfield, CO +1 2 days ago $129,400$207,000
Verilog VHDL SystemVerilog SOC Architecture DRAM Interface Design Synthesis Formal Verification Timing Closure Signal Integrity Physical Implementation HDL
10+ yrs exp

R&D Engineer IC Design IV

Broadcom

San Jose, CA +1 71 days ago $121,900$195,000
ASIC Verilog Synthesis Timing Analysis TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Formal Verification Synopsys Formality Cadence Conformal Spyglass Lint DFT Scan Methodology Git SVN
8+ yrs exp

R&D Engineer IC Design IV

Broadcom

Austin, TX +1 45 days ago $121,900$195,000
ASIC Verilog Synthesis Timing Analysis TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Liberty LIB Formal Verification Synopsys Formality Cadence Conformal Spyglass Lint DFT Scan Methodology Git SVN
8+ yrs exp

Physical IC Design Engineer

Broadcom

San Jose, CA 32 days ago
Physical Design RTL to Tape-out Synthesis Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools ASIC PCIe Machine Learning
10+ yrs exp

IC Package Design Engineer

Cisco

Remote (San Jose, CA) 53 days ago $152,500$219,200
ASIC Package Design PCB Design SI/PI high‑speed signaling Power Delivery EDA Tools Python Perl TCL multi‑die systems Interposers Floorplanning stack‑up definition Pinout Optimization
5+ yrs exp Remote