R&D Engineer

Broadcom

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$167,500–$268,000 / yr
Employment
Full-time
Posted
133 days ago
Freshness
Confirmed live yesterday
Closes
Dec 14, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $176k
This role $218k
$116k $284k
below market most similar roles pay here above market

This role pays more than 78% of similar roles. Most pay $138,000–$215,000 — the blue band above. At the midpoint, this role pays about $218k versus about $176k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 279 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 168 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · R&D Engineer

The R&D Engineer will join the team to serve as a technical lead for multi-chip semiconductor assembly and system pathfinding for leading-edge artificial intelligence and high-performance computing modules. The role involves owning key portions of the advanced packaging and assembly technology roadmap, driving development from early R&D through new product introduction, and providing hands-on applications support. Responsibilities include defining technology requirements, performing risk assessments, and managing projects from concept to high-volume manufacturing. The candidate must utilize expertise in advanced packaging, system in package assembly, thermal solutions, power delivery, and electrical and optical communication. Required skills include proficiency with statistical data analysis tools, yield failure mechanisms like EFA and PFA, and thermal and stress simulation tools to solve complex semiconductor fabrication and reliability issues.

What you'll do

  • Lead multi-chip semiconductor assembly and system pathfinding for AI and high-performance computing modules.
  • Own and drive the development of advanced packaging and assembly technology roadmaps from R&D to production.
  • Translate system-level performance requirements into specific module requirements and technology roadmaps.
  • Manage new technology projects independently from the concept phase through high-volume manufacturing transfer.
  • Provide hands-on applications support and technical problem-solving as technologies transition from R&D to product development.
  • Coordinate cross-functional technology risk assessments and mitigation strategies for multiple parallel projects.
  • Collaborate with external foundries and OSATs to identify and develop candidate packaging technologies.
  • Perform root cause analysis on yield failure mechanisms using EFA and PFA tools.

What we're looking for

  • MSEE in Electrical Engineering or related field and 15+ years of experience in semiconductor process technology, advanced packaging, and manufacturing.
  • PhD and 12+ years of experience in semiconductor process technology and manufacturing, specifically in R&D and integration roles.
  • Expertise in advanced packaging technology, system in package assembly, and semiconductor device fabrication and operation.
  • Experience with design of serial and parallel interfaces for chip-to-chip and external module communication.
  • Proficiency with statistical data analysis tools and experience with parametric and yield data analysis.
  • Experience with yield failure mechanisms and tools for root cause finding such as EFA and PFA.
  • Experience with thermal and stress simulation tools.
  • Exceptional data analysis, problem solving, and interpersonal skills.

More like this

Similar roles

R&D Quality & Reliability Engineer

Broadcom

San Jose, CA 36 days ago $143,800–$230,000
Silicon Photonics Semiconductor Characterization Failure Analysis JMP Python R MATLAB Design for Reliability Design for Test Statistical Analysis IC Packaging Wafer Fabrication Fiber Optics Change Management PPQ Database Development
10+ yrs exp

Integrated Circuit Packaging Architect Engineer

Amd

Austin, TX 82 days ago $162,800–$244,200
Semiconductor Technology Advanced Packaging Design for Manufacturing (DFM) Design for Yield (DFY) Material Science Thin Film Process Development Yield Improvement Test Vehicle Design Process Definition Architecture Definition Foundry OSAT

Integrated Circuit Packaging Architect Engineer

Amd

San Jose, CA 82 days ago $209,600–$314,400
Semiconductor Technology Advanced Packaging DFM DFY Material Science Thin Film Process Development Yield Improvement Test Vehicle Design Process Definition Architecture Definition Manufacturing Foundry OSAT

Package Integration Engineer

Apple Inc

San Francisco, CA 40 days ago $184,700–$324,800
IC Packaging Wafer Bumping Wafer Level Chip Scale Packaging RDL BEOL Assembly Fan-In Fan-Out Flip Chip Wafer Back-grind Wafer Dicing Encapsulation Molding Under-fill Ball Attach Package Singulation Tape & Reel AutoCAD APD Multi-physics Simulation Reliability Testing
10+ yrs exp

Packaging Engineer

Apple Inc

San Francisco, CA 63 days ago $184,700–$324,800
IC Packaging Wafer Level Chip Scale Packaging WLP Wafer Bumping RDL BEOL Assembly Fan-In Fan-Out AutoCAD Multi-physics Simulation Wafer Back-grind Wafer Dicing Flip Chip Die Attach Encapsulation Molding Under-fill Ball Attach Package Singulation Tape & Reel Reliability Testing
10+ yrs exp

Senior R&D Engineer

Cardinal Health

Hazelwood, MO 83 days ago $80,500–$103,410
C C++ C# Embedded Software Firmware Microsoft Visual Studio IoT Test Protocols European Standards Design Control Documentation
2+ yrs exp Hybrid