Browse tech roles

PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis +14 more Show less

Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools IC Design +10 more Show less

Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools IC Design +10 more Show less

RTL-to-GDSII Physical Design Static Timing Analysis STA Innovus Tempus Primetime Redhawk Voltus Calibre Python TCL Perl Clock Tree Synthesis CTS Power Integrity Floorplanning Place and Route Equivalence Checks +14 more Show less

ASIC Physical Design RTL-to-GDSII Floor Planning Place and Route Clock Tree Synthesis Static Timing Analysis STA PrimeTime Cadence Innovus Synopsys ICC2 Synopsys Design Compiler Mentor Calibre DRC LVS Python Tcl Perl Logic Synthesis Timing ECO +14 more Show less

Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools IC Design +10 more Show less

Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools IC Design +10 more Show less

Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools RTL +10 more Show less

Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools RTL +10 more Show less

Dynamic IR EM Noise Signal EM ASIC AMS VLSI Redhawk PrimeRail Voltus PrimeTime Tempus SPICE Scripting Circuit Design Computer Architecture Low Power Techniques +12 more Show less

Static/Dynamic IR EM ESD Gridcheck Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE ASIC VLSI Power Integrity Signoff Low-power Design Digital Systems Computer Architecture +13 more Show less

ASIC Physical Design Place and Route Floorplanning Clock and Power Distribution Global Signal Planning I/O Planning Hard IP Integration STA Design for Yield Multi Vt Database Management P&R Flows Physical Design Verification +9 more Show less

Physical Design Place and Route Floorplanning Clock and Power Distribution Timing Closure Electrical Verification STA Netlist to Tapeout SoC Design +4 more Show less

Physical Design Place and Route Floorplanning Clock and Power Distribution Timing Closure Electrical Verification STA Netlist to Tapeout Chip Architecture +4 more Show less

Physical Design CAD Flow Tcl Python Perl PNR STA RC Extraction EMIR ML GenAI Physical Verification SoC Design +8 more Show less

Physical Design CAD Tools Tcl Python Perl PNR Static Timing Analysis STA RC Extraction EMIR ML GenAI SoC Design Physical Verification +9 more Show less

PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Signoff Design for Yield Manufacturability Multi-vt +7 more Show less

Physical Design PnR Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification SOC Design Signoff Closure +4 more Show less

PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis +14 more Show less

STA Timing Closure Physical Design Perl TCL SPICE ECO SoC Circuit Modeling OCV Crosstalk +6 more Show less