Physical Design Engineer

Broadcom

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Colorado Springs, COSan Jose, CA
Salary
$129,400–$207,000 / yr
Employment
Full-time
Posted
59 days ago
Freshness
Confirmed live today
Closes
Jan 17, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $205k
This role $168k
$114k most similar roles pay here $270k

This role pays less than 76% of similar roles. Most pay $168,500–$241,750 — the shaded band above. At the midpoint, this role pays about $168k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 224 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 161 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · Physical Design Engineer

The Physical Design Engineer joins the Data Center Solutions Group to support the development of PCIe Switch Products and Enterprise Storage Products for AI/ML ecosystems and data center management. This role involves managing the full physical design cycle from RTL to silicon tape-out, including synthesis, physical verification, and timing closure through various strategies. Key responsibilities include performing top-level STA EM/IR analysis, place and route clock tree synthesis, floorplanning, and layout development while collaborating with IC Design RTL Engineers. The ideal candidate possesses expertise in custom clock trees, insertion reduction, and skew balancing techniques. Required technical skills include proficiency in TCL and PERL scripting alongside experience with related EDA tools. This position focuses on solving complex hardware challenges within the semiconductor space to ensure high-performance performance for large-scale infrastructure components.

What does a Physical Design Engineer earn in California?

Median $184362 from 32 postings across 9 companies.

See salary data

What you'll do

  • Execute the full physical design cycle from RTL to silicon tape-out.
  • Perform synthesis, physical verification, and timing closure using various strategies.
  • Conduct top-level STA, EM/IR analysis, and Place and Route Clock Tree Synthesis.
  • Implement custom clock trees with insertion reduction and skew balancing techniques.
  • Execute floorplanning and layout for complex IC designs.
  • Develop methodologies and flows for top-level floorplanning.
  • Write TCL and PERL scripts to automate tasks in EDA tools.

What we're looking for

  • Bachelor's degree in Electrical Engineering or Electronics Engineering.
  • 12+ years of relevant experience.
  • Expertise in all Physical Design aspects from RTL to silicon tape-out.
  • Proficiency in TCL and PERL scripting for related EDA tools.
  • Experience with Synthesis, Physical Verification, and Timing Closure.
  • Excellent verbal and written communication skills.
  • In-depth experience in top-level STA EM/IR Analysis, Place and Route Clock Tree Synthesis (preferred).
  • In-depth experience in top-level floorplanning Flow and Methodology Development (preferred).

More like this

Similar roles

Physical Design Engineer

Broadcom

Colorado Springs, CO +1 38 days ago $129,400–$207,000
Physical Design RTL to Tape-out Synthesis Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floorplanning Layout TCL Perl EDA Tools IC Design
10+ yrs exp

Physical Design Engineer

Broadcom

Colorado Springs, CO +1 7 days ago $121,900–$195,000
Physical Design RTL to Tape-out Synthesis Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floorplanning Layout TCL Perl EDA Tools
8+ yrs exp

Physical Design Engineer

Broadcom

Colorado Springs, CO +1 7 days ago $129,400–$207,000
Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floorplanning Layout TCL Perl EDA Tools
10+ yrs exp

Physical Design Engineer

Broadcom

Colorado Springs, CO +1 75 days ago
Physical Design Synthesis Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools RTL Tape-out
8+ yrs exp

Physical Design Engineer

Broadcom

San Jose, CA 42 days ago $143,800–$230,000
ASIC Physical Layout 3D IC DRC LVS TCL Python SI PI RDL Advanced Packaging PCB
10+ yrs exp

Physical Design Engineer

Broadcom

San Jose, CA 42 days ago $143,800–$230,000
ASIC Physical Layout 3D IC DRC LVS TCL Python High-Speed Signal Interconnects SI PI RDL Advanced Packaging PCB Layout
10+ yrs exp