Browse tech roles

EDC Medidata RAVE Veeva EDC CDASH SDTM Clinical Trial Systems IRT ePRO Data Standards Project Management Tools ICH Guidelines SOPs +7 more Show less

EDC Medidata RAVE Veeva EDC CDASH SDTM IRT ePRO Clinical Trial Systems Data Standards Project Management Tools Good Clinical Practices (GCP ICH Guidelines +7 more Show less

EDC Medidata RAVE Veeva EDC CDASH SDTM IRT ePRO Clinical Trial Systems Data Standards Project Management Tools Good Clinical Practices (GCP ICH Guidelines +7 more Show less

EDC Medidata RAVE Veeva EDC CDASH SDTM IRT ePRO Clinical Trial Systems Project Management Tools Data Standards SOPs ICH Guidelines +7 more Show less

EDC Medidata RAVE Veeva EDC CDASH SDTM IRT ePRO Clinical Trial Systems Data Standards Project Management Tools Good Clinical Practices (GCP ICH Guidelines +7 more Show less

EDC Medidata RAVE Veeva EDC CDASH SDTM IRT ePRO Clinical Trial Systems Data Standards Project Management Tools Good Clinical Practices (GCP ICH Guidelines +7 more Show less

AWS Azure GCP Identity and Access Management Cryptography Network Security Cloud Security Application Security Secure SDLC Threat Modeling Distributed Computing Automation Tools System Architecture Reference Architecture +9 more Show less

Signal Integrity Power Integrity SerDes PCIe USB DisplayPort Thunderbolt MIPI DDR Memory Ethernet I2C SPI JTAG I2S PCB Layout Schematic Capture EM Simulation Scripting Languages Oscilloscopes Spectrum Analyzers +15 more Show less

IEC 62304 ISO 14971 ISO 13485 Design Controls Risk Management Verification and Validation Software Development Lifecycle Agile Systems Engineering Software Architecture Cybersecurity Human Factors AI Root Cause Analysis +9 more Show less

PMIC Power Electronics SMPS LDO Buck Converters Boost Converters Python MATLAB Mentor Graphics Firmware Post-silicon Verification Thermal Analysis Power Distribution Networks +8 more Show less

ASIC Design RTL Coding HBM LPDDR DDR NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis Digital Design Hardware Architecture +11 more Show less

ASIC Design RTL Coding HBM LPDDR DDR NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis Digital Design Hardware Architecture +11 more Show less

Signal Integrity FPGA Xilinx Altera HDL SERDES DDR3 DDR4 DDR5 I2C JTAG UART SPI PCIe eMMC Linux Mentor Graphics DxDesigner Vivado Quartus HyperLynx Sigrity PowerSI PowerDC ADS Ansys HFSS SPICE Python Perl +22 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertions ASIC SoC Formal Verification UPF AXI APB AHB DFI JEDEC DDR LPDDR HBM Constrained-Random Verification Coverage-Driven Verification Simulation Waveform Analysis +15 more Show less

PMIC Power Management Systems VerilogAMS VerilogA VerilogPLI EDA Tools SPICE MATLAB Verilog VHDL C Python C# F# PCB Design DC-DC Converters Mixed-Signal JTAG +13 more Show less

ASIC SoC RTL Verilog SystemVerilog FPGA Emulation Python C/C++ Tcl Perl Linux Embedded Linux JTAG Git CI/CD EDA Veloce Palladium PCIe AXI I2C Ethernet +18 more Show less

MATLAB Python C C++ Digital Signal Processing Machine Learning Sensor Fusion Fixed-point Design Linear Algebra Probability and Statistics ASIC +6 more Show less

DDR LPDDR PCDDR HBM PHY ASIC Signal Integrity Power Integrity Unix Perl TCL Mixed-Signal Design High-Speed Links +8 more Show less

Verilog SystemVerilog ASIC Design RTL Synopsys Synthesis Low Power Design Computer Architecture C C++ Python Design Verification SOC Interconnects Memory Subsystems +8 more Show less

Generative AI LLMs Machine Learning RAG Vector Databases AWS Azure Google Cloud Platform Microservices API Architecture Distributed Systems Event-Driven Architecture DevSecOps System Integration Enterprise Architecture Cloud-Native Services +11 more Show less