Hardware System Design Engineer, Senior or Staff

Qualcomm

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$121,800–$182,600 / yr
Posted
40 days ago
Freshness
Confirmed live today
Closes
Mar 16, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $186k
This role $152k
$110k $234k
below market most similar roles pay here above market

This role pays less than 77% of similar roles. Most pay $155,177–$216,250 — the blue band above. At the midpoint, this role pays about $152k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Hardware System Design Engineer, Senior or Staff

The Hardware System Design Engineer, Senior or Staff joins the ASICS Engineering group to build high-performance FPGA-based emulation platforms. This role involves owning the board design lifecycle, including schematic capture, PCB stack-up for 26+ layers, layout, BOM management, and design verification testing. You will drive system-level architecture, perform power and signal integrity simulations for 10 Gbps+ SERDES and high-speed I/O, and lead FPGA board designs for Xilinx and Altera systems with DDR3/DDR4/DDR5 memory. Key technologies include Vivado, Quartus, HyperLynx, Sigrity, ADS, Ansys HFSS, and SPICE, alongside protocols like PCIe, I2C, and JTAG. You will collaborate with software and manufacturing teams to solve complex hardware integration problems, perform root-cause debug in a lab environment, and ensure designs meet manufacturability and reliability standards.

What you'll do

  • Own the board design lifecycle including schematic capture, PCB stack-up, layout, and BOM management.
  • Drive system-level architecture in collaboration with customers, software, and firmware development teams.
  • Perform power and signal integrity simulations for 10 Gbps+ SERDES and high-speed I/O.
  • Lead FPGA board design for Xilinx and Altera platforms including DDR3/DDR4/DDR5 memory subsystems.
  • Direct lab technicians through system installation, bring-up, and root-cause debug of complex issues.
  • Collaborate with manufacturing and mechanical teams to ensure designs meet DFM and reliability standards.
  • Author and maintain technical design documentation, pinout tables, and design review packages.
  • Support factory production builds and new product introduction (NPI) activities.

What we're looking for

  • Bachelor’s or Master’s degree in Electrical/Electronics Engineering, Computer Engineering, or a related field, or equivalent practical experience.
  • 5+ years of experience in system architecture, hardware board design, and signal integrity simulations (10+ years typically expected for Staff level).
  • Experience with the board design process including schematic capture, PCB stack-up (26+ layers), PCB layout, BOM management, and design verification testing.
  • Experience with FPGA board design (Xilinx and/or Altera), FPGA HDL coding, and DDR3/DDR4/DDR5 discrete memory subsystems.
  • Experience performing power and signal integrity simulations for 10 Gbps+ SERDES and high-speed I/O using established methodologies.
  • Familiarity with I2C, JTAG, UART, SPI, SD Card, PCIe, and eMMC protocols, as well as test equipment like oscilloscopes and logic analyzers.
  • Experience with board- and system-level bring-up, debug, and basic Linux/Unix environments.
  • Power supply design experience (preferred); IPC Certified Interconnect Designer (CID) or equivalent certification (preferred).

More like this

Similar roles

Senior Hardware Design Engineer

Qualcomm

San Diego, CA 26 days ago $117,800–$176,600
Schematic Capture High-Speed Digital Design Signal Integrity Power Integrity Siemens/Mentor Xpedition Cadence Allegro Hyperlynx LTspice Ethernet PCIe DDR USB I2C SPI Oscilloscope Logic Analyzer Multimeter
2+ yrs exp

Hardware Design Engineer

Cisco

Milpitas, CA +1 15 days ago $138,100–$196,500
PCB Layout Schematic Capture Signal Integrity Hardware Debugging Python Perl PCIe MDIO SPI I2C DDR4 DDR5 FPGA CPLD LTspice Allegro Oscilloscope Logic Analyzer Root Cause Analysis
5+ yrs exp Hybrid

Hardware Design Engineer

Qualcomm

San Diego, CA 39 days ago $99,500–$149,300
Schematic Capture PCB Layout High-Speed Digital Design Signal Integrity Power Integrity Hyperlynx LTspice Siemens/Mentor Xpedition Cadence Allegro Oscilloscope Logic Analyzer Multimeter Ethernet PCIe DDR USB I2C SPI
1+ yrs exp

Senior Hardware System Design Engineer

Nvidia

Hillsboro, OR 36 days ago $168,000–$258,750
Hardware Architecture Datacenter Systems GPU Compute NVIDIA Networking Custom Processors Accelerators Multi-layer Product Boards Server Builds Manufacturing Operations System Architecture Cloud Server Deployment
8+ yrs exp

Senior Hardware Design Engineer

Amd

Secaucus, NJ 48 days ago $112,640–$168,960
Systems Design Python Perl Ruby SOC Hardware Modeling Logic Analyzers Oscilloscopes System Architecture Validation Strategy Debugging Scripting Sequencing Optimization

Lead Hardware Systems Design Engineer

Amd

Secaucus, NJ 11 days ago $165,600–$248,400
PCB Design Hardware Design Signal Integrity Power Integrity System Architecture PCIe DDR Ethernet USB SAS/SATA System Bring-up Simulation Power Delivery Architecture