Browse tech roles

Filter the feed by workplace, employment type, salary floor, and post age. For ranked matching against your resume, use AI Match.

18 of up to 20 (filtered)

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Austin, TX 2 days ago
Actively hiring Posted this week Verified listing
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM simulation Package design electrical review Substrate design RF Digital High-speed and mixed signal die Package/SIP layout

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Irvine, CA 2 days ago $160,000$225,000
Actively hiring Posted this week Verified listing Competitive pay
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM Simulation Package Design Electrical Review Substrate Design RFIC ASIC Manufacturing Reviews

Silicon Photonics Design Engineer (RFIC Engineering)

SpaceX

Redmond, WA 2 days ago $125,000$145,000
Actively hiring Posted this week Verified listing Below market
Lumerical COMSOL HFSS Spectre ADS Python PostgreSQL Kubernetes Terraform AWS Docker CI/CD Prometheus Grafana

RTL Design Engineer (Silicon Engineering)

SpaceX

Irvine, CA 2 days ago $125,000$145,000
Actively hiring Posted this week Verified listing Below market
SystemVerilog Verilog Python DSP AXI AHB APB EDA tools HDL simulators

Physical Design Engineer II (Silicon Engineering)

SpaceX

Irvine, CA 2 days ago $145,000$175,000
Actively hiring Posted this week Verified listing Competitive pay
EDA tools CMOS digital design principles standard cells DFT Scan MBIST LBIST RTL2GDSII physical design flow development

Manager, ASIC Design Engineering (Starshield Silicon)

SpaceX

Hawthorne, CA 2 days ago $190,000$245,000
Actively hiring Posted this week Verified listing Above market
RTL FPGA ASIC AXI AHB VHDL Verilog SystemC Cadence Synopsys Xilinx Altera Mentor Graphics JTAG UVM Linux Git CI/CD Python Matlab

FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX

Redmond, WA 2 days ago $125,000$145,000
Actively hiring Posted this week Verified listing Below market
SystemVerilog Verilog Python C C++ Bash DSP AXI AHB APB FPGA ASIC Microprocessors Oscilloscopes Spectrum Analyzers

Chip Lead, Silicon Co-Design Group

Nvidia

Santa Clara, CA 4 days ago $196,000$310,500
Actively hiring Posted this week Verified listing Above market
SoC ASIC HBM SerDes power_and_thermal packaging CI/CD PostgreSQL Git JIRA Confluence AWS Kubernetes Docker Prometheus Grafana Python Shell_scripting AI_tools SVN