Silicon Co-Design Engineer

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$116,000–$189,750 / yr
Employment
Full-time
Posted
5 days ago
Freshness
Confirmed live today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $179k
This role $153k
$104k $230k
below market most similar roles pay here above market

This role pays less than 60% of similar roles. Most pay $142,200–$216,250 — the blue band above. At the midpoint, this role pays about $153k versus about $179k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Silicon Co-Design Engineer

JOB TITLE: Silicon Co-Design Engineer - New College Grad 2026 As a Silicon Co-Design Engineer - New College Grad 2026, you will join the Silicon Co-design Engineering Team to productize chips into consumer, professional, server, mobile, and automotive solutions. You will develop methodologies to characterize silicon and validate system features on pre-production hardware. Your daily responsibilities include driving root-cause analysis for hardware failures, analyzing workloads like DL/AI and AAA games for energy efficiency, and designing tools to automate data collection. You must possess skills in digital design, circuit analysis, computer architecture, BIOS, and drivers. The role requires proficiency in Python, JavaScript, or C/C++ along with experience using oscilloscopes and logic analyzers. You will solve sophisticated silicon and system-level problems to refine architected features and ensure high performance, power, and yield.

What you'll do

  • Develop and implement methodologies to characterize silicon and validate system features on pre-production silicon.
  • Drive root-cause analysis of hardware failures through lab experimentation and cross-functional collaboration.
  • Analyze DL/AI, gaming, and productivity workloads to optimize market-leading energy efficiency.
  • Characterize pre-production silicon for speed, performance, power, yield, and quality to correlate with design.
  • Design or commission tools on evaluation platforms to automate characterization, data collection, and test execution.
  • Evaluate the return on investment for new techniques and features including use-case benefits and design-for-productization.

What we're looking for

  • Complete a BS, MS, or PhD degree in EE, CE, Systems Engineering, or equivalent experience.
  • Demonstrate problem solving, debugging, analysis, and logical reasoning skills.
  • Possess an understanding of digital design, circuit analysis, algorithms, computer architecture, BIOS, drivers, and software applications.
  • Have strong programming skills in one or more of Python, JavaScript, or C/C++.
  • Familiarity with statistical methods, data analysis tools, and analyzing large datasets to draw actionable conclusions (preferred).
  • Knowledgeable in signal integrity, timing analysis, fault analysis, sampling, computer architecture, and filters (preferred).
  • Familiar with lab tools such as oscilloscopes and logic analyzers (preferred).
  • Experience in Database and Web Development is a plus (preferred).

More like this

Similar roles

Senior Silicon Circuit Co-Design Engineer

Nvidia

Santa Clara, CA 34 days ago $168,000–$264,500
Post-Silicon Validation Silicon Bring-up Python C/C++ PVT Analysis Power Integrity PDN Analysis Transistor Physics Oscilloscopes Spectrum Analyzers Data Pipelines AI Agents
8+ yrs exp

ASIC Design Engineer

Nvidia

Santa Clara, CA 110 days ago $100,000–$166,750
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Design C++ Python Perl Computer Architecture DMA Engines Bus Protocols Interconnect Networks Caches Digital Systems

ASIC Design Engineer

Nvidia

Santa Clara, CA 102 days ago $100,000–$166,750
Verilog RTL Design ASIC Design Flow Logic Synthesis Timing Closure Computer Architecture Cache Coherency DFT Timing Analysis Floor-planning ECO Logic Debug high speed interconnects Prototyping Bring-up Lab Debug

Software R&D Engineer, VLSI Physical Design

Nvidia

Austin, TX +1 97 days ago $116,000–$189,750
C++ VLSI Physical Design Machine Learning Python Perl Tcl ICC2 Innovus PrimeTime Tempus StarRC Distributed Computing Multithreading Reinforcement Learning Graph Neural Networks Parallel Computing EDA Tools

System Design Engineer

Nvidia

Santa Clara, CA 20 days ago $92,000–$155,250
PCB Design PCB Layout Linux Windows Oscilloscope Multimeter Logic Analyzer System Validation SoC GPU Tegra MGX Bringup

Circuit Design Engineer

Nvidia

Santa Clara, CA 138 days ago
Circuit Design Standard Cell Characterization Python Perl Tcl SPICE Liberty Models Make OCV Digital Implementation Signoff Flows Automation Deep Submicron Process