SerDes Silicon Design and Micro-Architecture Engineer

Amd

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$188,160–$282,240 / yr
Posted
12 days ago
Freshness
Confirmed live today
Closes
Oct 15, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $210k
This role $235k
$151k $296k
below market most similar roles pay here above market

This role pays more than 71% of similar roles. Most pay $177,250–$241,750 — the blue band above. At the midpoint, this role pays about $235k versus about $210k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · SerDes Silicon Design and Micro-Architecture Engineer

The SerDes Silicon Design and Micro-Architecture Engineer joins the Serdes Technology Group to develop high-performance electrical and optical transceivers using advanced CMOS PDKs. This role involves leading transceiver micro-architecture definition, modeling, simulation, implementation, and verification for various components including Tx and Rx analog front-end blocks, clocking circuits, DSPs, CDR, adaptation and calibration loops, firmware loops, and system level interfaces. The engineer will also manage pre-tapeout verification for silicon design sign-off and collaborate with post-silicon validation teams to analyze volume productization data. Key requirements include expertise in ultra-high-speed electrical and optical PHY design, link budgeting, and modeling. Candidates must possess a Ph.D. or M.S. in electrical engineering and demonstrate proficiency in creating high-level design specifications and participating in architecture and design reviews.

What you'll do

  • Lead transceiver micro-architecture definition, modeling, simulation, implementation, and verification.
  • Design Tx and Rx analog front-end blocks, clocking circuits, and DSPs.
  • Develop CDR, adaptation, calibration loops, and firmware loops.
  • Manage system-level interfaces and pre-tapeout verification for silicon design sign-off.
  • Perform post-silicon validation to bring up silicon and analyze volume productization data.
  • Create and maintain high-level design and micro-architecture specification documentation.
  • Perform top-level and block-level electrical and optical link budgeting.
  • Participate in architecture reviews, design reviews, and silicon validation.

What we're looking for

  • Ph.D. in electrical engineering or related fields with industrial experience in optical and/or electrical transceiver design and architecture.
  • M.S. in electrical engineering or related fields with relevant industrial experience in optical and/or electrical transceiver design and architecture.
  • Expertise in analog/mixed-signal circuit design and transceiver micro-architecture.
  • Strong background in advanced ultra-high-speed electrical and/or optical PHY design and architecture.
  • Excellent communication and documentation skills.
  • Top-level and block-level electrical/optical link budgeting and modeling (preferred).
  • Ability to create and maintain high-level design and micro-architecture spec documentations (preferred).
  • Participation in architecture reviews, design reviews, design verification, and silicon validation (preferred).

More like this

Similar roles

Serdes Silicon Design and Micro-Architecture Engineer

Amd

San Jose, CA 5 days ago $232,000–$348,000
Analog/Mixed-Signal Circuit Design Transceiver Micro-architecture CMOS PDK PHY Design CDR Clocking Circuits Pre-tapeout Verification Silicon Validation Firmware Loops Post-silicon Validation

Silicon Design Engineer

Amd

San Jose, CA 88 days ago $166,400–$249,600
ASIC SoC RTL-to-GDS Synthesis Floorplanning Clock Tree Synthesis CTS Routing Static Timing Analysis STA PrimeTime Design Compiler Cadence Genus Innovus Synopsys Fusion Compiler DRC LVS IR Drop Electromigration Python Tcl Shell Scripting FPGA FinFET GAA Post-Silicon Validation

SerDes Micro Architect

Apple Inc

Austin, TX 40 days ago
SERDES Mixed-Signal DSP Python MATLAB C C++ Firmware Embedded Software Signal Integrity Machine Learning Simulation Tools Timing Recovery Equalizers
10+ yrs exp

SerDes Micro Architect

Apple Inc

Irvine, CA 40 days ago $175,000–$308,500
SERDES DSP Python MATLAB C C++ Firmware Embedded Software Machine Learning Signal Integrity Simulation Tools Timing Recovery Equalizers
10+ yrs exp

SerDes Micro Architect

Apple Inc

Beaverton, OR 40 days ago
SERDES DSP Python MATLAB C C++ Signal Integrity Machine Learning Firmware Embedded Software System Design Simulation Tools Timing Recovery Equalizers
10+ yrs exp

SerDes Micro Architect

Apple Inc

Cupertino, CA 40 days ago $184,700–$324,800
SERDES DSP Python MATLAB C C++ Firmware Embedded Software Machine Learning Signal Integrity System Design Simulation Tools Timing Recovery Equalizers
10+ yrs exp