Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: SerDes Remove filter Clear all

6 of up to 20 (filtered)

Senior Serdes System Design Engineer Architect

Broadcom

Austin, TX +2 10 days ago $121,900–$195,000
Actively hiring Confirmed live yesterday High trust Below market
Digital Signal Processing MATLAB C/C++ Serdes RTL Firmware Communication Theory PAM FEC CDR PCIe IEEE 802.3 OIF Signal Processing Algorithms
8+ yrs exp
Save

Senior Serdes System Design Engineer Architect

Broadcom

Austin, TX +2 29 days ago $143,800–$230,000
Actively hiring Confirmed live yesterday High trust Competitive pay
Digital Signal Processing MATLAB C/C++ Serdes RTL Firmware Communication Theory PAM FEC CDR IEEE 802.3 OIF PCIe Signal Processing Algorithms
10+ yrs exp
Save

Signal Integrity Engineer, Serdes, Satellites

SpaceX

Palo Alto, CA 30 days ago $115,000–$155,000
Actively hiring Confirmed live yesterday High trust Below market
Signal Integrity SERDES DSP DDR4 LPDDR5 GPDDR6 QSPI NOR eMMC CST HFSS ADS Python C C++ EMI/EMC Transmission Line Theory High-Speed Digital Design
1+ yrs exp
Save

Signal Integrity Engineer, Serdes, Satellites

SpaceX

Redmond, WA 30 days ago $105,000–$145,000
Actively hiring Confirmed live yesterday High trust Below market
Signal Integrity SERDES DSP DDR4 LPDDR5 GPDDR6 QSPI NOR eMMC CST HFSS ADS Python C C++ EMI/EMC Transmission Line Theory High-Speed Digital Design
1+ yrs exp
Save

Senior Signal Integrity Engineer, Serdes, Satellites

SpaceX

Palo Alto, CA 63 days ago $115,000–$155,000
Actively hiring Confirmed live yesterday High trust Below market
Power Integrity CST HFSS ADS Python C++ PDN SERDES DDR4 LPDDR5 GPDDR6 ASIC FPGA EMI/EMC High-Speed Digital Design Transmission Line Theory
5+ yrs exp
Save

Senior SI/PI Engineer, Serdes, Satellites

SpaceX

Palo Alto, CA 63 days ago $115,000–$155,000
Actively hiring Confirmed live yesterday High trust Below market
Power Integrity SERDES PDN CST HFSS ADS Python C++ DDR4 LPDDR5 GPDDR6 ASIC FPGA EMI/EMC High-Speed Digital Design Transmission Line Theory
5+ yrs exp
Save