Analog/Mixed-Signal SerDes Design Engineer

Amd

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$200,000–$300,000 / yr
Posted
3 days ago
Freshness
Confirmed live yesterday
Closes
Sep 29, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $205k
This role $250k
$132k most similar roles pay here $318k

This role pays more than 83% of similar roles. Most pay $168,500–$241,750 — the shaded band above. At the midpoint, this role pays about $250k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 474 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 474 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Analog/Mixed-Signal SerDes Design Engineer

The Analog/Mixed-Signal SerDes Design Engineer joins the Serdes Technology Group to develop high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes. In this role, you will design high-speed ADC-based receivers, DAC-based transmitters, or silicon photonics transceivers. Your daily responsibilities include defining circuit architectures optimized for high bandwidth electrical and optical links, performing link level simulations in Matlab and SPICE to validate those architectures, and modeling on-die RF passive components like inductors and capacitors or optical structures. You will also design critical circuit components such as DACs, SAR-ADCs, sample-and-hold circuits, analog front-ends, PLLs, reference generation, and clock distribution for implementation in advanced FinFET processes. This position focuses on solving technical challenges related to high-speed data transmission across both electrical and optical communication pathways within the semiconductor domain.

What you'll do

  • Design high-speed ADC-based receivers, DAC-based transmitters, or silicon photonics transceivers.
  • Define circuit architectures optimized for high bandwidth electrical and optical links.
  • Perform link level simulations in Matlab and/or SPICE to validate architecture.
  • Model and design on-die RF passive components like inductors and capacitors.
  • Design optical structures for integrated transceiver applications.
  • Develop circuit components including DACs, SAR-ADCs, Sample and Hold circuits, and PLLs.
  • Implement analog front-end designs and clock distribution systems in advanced FinFET processes.

What we're looking for

  • BS, MS, or PhD in Electrical Engineering, Computer Engineering, or a related field.
  • Experience designing high-speed ADC-based receivers, DAC-based transmitters, or silicon photonics transceivers.
  • Ability to define circuit architectures optimized for high bandwidth electrical and optical links.
  • Proficiency in performing link level simulation in Matlab and/or SPICE.
  • Ability to design and model on-die RF passive components and optical structures.
  • Experience designing circuit components like DAC, SAR-ADC, S/H, AFE, PLL, and clock distribution in advanced FinFET processes.
  • Strong background in analog and mixed-signal circuit design (preferred).
  • Strong teamwork and communication skills (preferred).

More like this

Similar roles

Analog/Mixed-Signal Design Engineer

Broadcom

San Jose, CA 9 days ago $101,000–$162,000
Mixed-Signal Design Cadence Virtuoso MATLAB SPICE Bandgap High-Speed I/O Power Management Automatic Test Equipment (ATE)
5+ yrs exp

Analog/Mixed-Signal Design Engineer

Broadcom

San Jose, CA 9 days ago $101,000–$162,000
Cadence Virtuoso Analog Artist MATLAB SPICE Bandgap Layout Post-layout Extraction Silicon Bring-Up ATE Mixed-Signal Design
5+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 16 days ago $145,600–$218,400
Cadence Virtuoso ASIC Design SerDes PLL DAC ADC Matlab Python SPICE Verilog VHDL CMOS FinFET Signal Processing Schematic Capture
2+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 16 days ago $145,600–$218,400
Cadence Virtuoso ASIC Design SerDes DDR PLL DAC ADC Python MATLAB SPICE Verilog VHDL Circuit Simulation Schematic Capture FinFET CMOS
2+ yrs exp

Analog/Mixed-Signal Circuit Design Engineer

Apple Inc

Waltham, MA 15 days ago $194,700–$292,400
Analog/Mixed-Signal SERDES FinFET VerilogA Oscilloscopes Spectrum Analyzers Signal Generators High-Speed Data Converters LDO Regulators
10+ yrs exp