Browse tech roles

FPGA Prototyping RTL Synthesis Place and Route Timing Closure Verilog System Verilog Synopsys Protocompiler Siemens VPS Xilinx Vivado VCS Verdi GDB Perl Shell Tcl LPDDR5 DDR5 CXL PCIe USB4 ChipScope Oscilloscope Logic Analyzer +19 more Show less

SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C C++ Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Unix Linux Computer Vision +17 more Show less

SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C C++ Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Unix Linux Computer Vision DFT +18 more Show less

SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C C++ Perl Unix Linux Git Subversion QuestaSim Synplify Quartus Vivado Constrained-Random Testing Assertion-Based Verification +16 more Show less

FPGA VHDL Digital Signal Processing DSP Vivado Quartus Libero MATLAB Simulink Xilinx Altera Microsemi RF Digital Circuit Design Schematic Generation PWB Layout Oscilloscope Logic Analyzer Signal Generator +14 more Show less

FPGA VHDL Digital Signal Processing Vivado Quartus Libero MATLAB Simulink AMD (Xilinx Intel (Altera Microchip (Microsemi Circuit Design Schematic Generation PWB Layout Oscilloscope Logic Analyzer Signal Generator RF Encryption +14 more Show less

FPGA RTL SystemVerilog Verilog VHDL Python Microarchitecture CDC RDC LINT LEC Synthesis Xilinx ChipWhisperer PPA Optimization Post-Silicon Validation Test Automation +12 more Show less

VHDL System Verilog UVM OSVVM FPGA RTL Modelsim Quartus Mentor CDC Python MATLAB SimuLink GIT JIRA AXI Avalon NIOS DSP LabVIEW +14 more Show less

FPGA ASIC SoC Operating Systems Machine Learning AI Semiconductor New Product Introduction Product Strategy Electrical Engineering Computer Engineering +6 more Show less

FPGA RTL Digital Signal Processing Vivado Xilinx MATLAB Hardware Verification Logic Analyzers ASIC Simulation Test Bench Development Timing Closure MIMO MANET +9 more Show less

FPGA SystemVerilog UVM Microchip Polarfire Synthesis Place and Route Power Utilization Agile Microsoft Office SPI CPI Earned Value CostAccount Management Statistical Process Controls AI +10 more Show less

FPGA ASIC VHDL DSP MatLab Simulink Vivado Quartus Digital Signal Processing Modulation Demodulation Forward Error Correction Ethernet SPI UART SDRAM DDR3 JESD PCIe RF Communications SATCOM +16 more Show less

FPGA ASIC VHDL DSP MatLab Simulink Vivado Quartus Digital Signal Processing Modulation Demodulation Forward Error Correction Ethernet SPI UART SDRAM DDR3 JESD PCIe RF Communications SATCOM +16 more Show less

FPGA Digital Signal Processing Xilinx Vivado Quartus ModelSim Questa MATLAB Simulink AMBA Avalon SERDES LVDS RS-422 I2C SPI GigE DDR NAND NOR Hardware Design Firmware RF Communications +17 more Show less

FPGA VHDL SystemVerilog Matlab Simulink Python C++ C# UVM RTOS AXI DSP SPI I2C EtherCAT Ethernet RS232 Git SDLC +14 more Show less

FPGA VHDL Xilinx Altera Kintex UltraScale Virtex UltraScale Zynq UltraScale PCI Express SRIO Ethernet IPv6 UDP I2C SPI RS-232 DDR3 DDR4 Git Subversion Siemens Toolset SoC Firmware Development Simulation +18 more Show less

FPGA VHDL Xilinx Altera Kintex UltraScale UltraScale+ Virtex UltraScale Zynq UltraScale PCI Express SRIO Ethernet IPv6 UDP I2C SPI RS-232/422 DDR3 DDR4 Git Subversion Siemens Toolset SoC Firmware Development Simulation +19 more Show less

FPGA Verilog System Verilog HDL RTL Design x86 ARM Python Git Synopsys VCS Lattice Xilinx Altera Digital Design Simulation Test Benches Timing Analysis PCBA +12 more Show less

FPGA VHDL Verilog SystemVerilog UVM Hardware/Software Co-design Simulation Synthesis Timing Analysis Configuration Management DO-254 DO-330 ARP4754A Coverage-Driven Verification Formal Methods Embedded Software RF/Digital Subsystems +12 more Show less

FPGA VHDL Verilog AMD Xilinx DSP Software Defined Radio Linux Git CI/CD TCL PCIe JESD Aurora RF Signal Processing NOC Partial Reconfiguration DFX +14 more Show less