Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

20 of up to 20 (filtered)

Serdes Silicon Design and Micro-Architecture Engineer

Amd

San Jose, CA 5 days ago $232,000–$348,000
Actively hiring Confirmed live today Posted this week High trust Above market
Analog/Mixed-Signal Circuit Design Transceiver Micro-architecture CMOS PDK PHY Design CDR Clocking Circuits Pre-tapeout Verification Silicon Validation Firmware Loops Post-silicon Validation

SerDes Application Engineer

Broadcom

San Jose, CA 7 days ago $143,800–$230,000
Actively hiring Confirmed live today Posted this week High trust Above market
SerDes PAM4 PCIe Gen6 Ethernet MAC PCS PMD Analog IP high speed oscilloscopes BERT Scripting Test Automation Characterization
8+ yrs exp

SerDes Silicon Design and Micro-Architecture Engineer

Amd

San Jose, CA 12 days ago $188,160–$282,240
Actively hiring Confirmed live today High trust Above market
Analog/Mixed-Signal Circuit Design Transceiver Micro-architecture CMOS PDK PHY Design CDR Clocking Circuits Pre-tapeout Verification Silicon Validation Post-silicon Validation Firmware Loops

SerDes Application Design Expert

Amd

San Jose, CA 21 days ago $200,000–$300,000
Actively hiring Confirmed live today High trust Above market
SerDes PCIe Ethernet Firmware Mixed-Signal IEEE 802.3 OIF DFT SI/PI BERT VNA High-speed Scopes Test Automation Silicon Bring-up

High Speed SerDes Validation Engineer

Nvidia

Santa Clara, CA 21 days ago $100,000–$166,750
Actively hiring Confirmed live today Trusted Below market
GPU Accelerated Computing C/C++ Python JS SERDES DSP Oscilloscopes Digital Multi Meter Ethernet InfiniBand Waveform Analysis Deep Learning AI Networking Storage

SerDes Circuit Design Engineer

Apple Inc

Waltham, MA 24 days ago $165,800–$292,400
Actively hiring Confirmed live today Trusted Above market
SerDes Analog Mixed-Signal Design AMS FinFET CMOS SystemVerilog Matlab Python VerilogAMS CDR PLL LDO PAM NRZ CTLE DFE PCIe USB MPHY Primetime Nanotime Scripting
10+ yrs exp

SerDes Validation Engineer

Amd

San Jose, CA 24 days ago $166,400–$249,600
Actively hiring Confirmed live today High trust Competitive pay
Optical SerDes Optical Link Validation Mixed Signal Analysis Signal Integrity Power Integrity Test Automation Scripting DCA BERT VNA PCIe Ethernet TDECQ BER Co-packaged Optics

SerDes Circuit Design Engineer

Apple Inc

Austin, TX 25 days ago
Actively hiring Confirmed live today Trusted
Analog Mixed-Signal Design SerDes High-Speed Serial Links CMOS FinFET SystemVerilog Matlab Python VerilogAMS CDR PLL LDO CTLE DFE PCIe USB MPHY NRZ PAM Timing Closure Primetime Nanotime Scripting Automation
10+ yrs exp

SerDes Circuit Design Engineer

Apple Inc

Beaverton, OR 25 days ago
Actively hiring Confirmed live today Trusted
Analog Mixed-Signal Design SerDes CMOS FinFET SystemVerilog Matlab Python VerilogAMS PCIe USB MPHY CDR CTLE DFE LDO Primetime Nanotime Scripting

SerDes System Validation Engineer

Apple Inc

Cupertino, CA 25 days ago $184,700–$324,800
Actively hiring Confirmed live today Trusted Above market
SerDes Mixed-Signal PCIe USB UCIe OIF Python C Matlab DFT CDR Equalization ADC PCB Design Silicon Bring-up Lab Testing Pre-silicon Verification
10+ yrs exp

SerDes Circuit Design Engineer

Apple Inc

Melbourne, FL 25 days ago
Actively hiring Confirmed live today Trusted
Analog Mixed-Signal Design SerDes High-Speed Serial Links CMOS FinFET SystemVerilog Matlab Python VerilogAMS CDR PLL LDO CTLE DFE PCIe USB MPHY NRZ PAM DFT ESD Timing Closure Primetime Nanotime Scripting Automation
10+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

San Diego, CA 25 days ago $175,000–$308,500
Actively hiring Confirmed live today Trusted Above market
SerDes Analog DFT PCIe USB MPHY AMS IC Development CTLE DFE CDR LDO Scripting Automation AI/ML ATE System Validation
10+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

Cupertino, CA 25 days ago $184,700–$324,800
Actively hiring Confirmed live today Trusted Above market
SerDes Analog DFT ATE PCIe USB MPHY CDR CTLE DFE LDO Bandgap AMS IC Development Scripting Automation AI/ML
10+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

Beaverton, OR 25 days ago
Actively hiring Confirmed live today Trusted
SerDes Analog DFT ATE PCIe USB MPHY CTLE DFE CDR LDO AMS IC Development Scripting Automation AI/ML
10+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

Austin, TX 25 days ago
Actively hiring Confirmed live yesterday Trusted
SerDes Analog DFT ATE PCIe USB MPHY CDR CTLE DFE LMS LDO Scripting Automation AI/ML System Bring-up
10+ yrs exp

Staff Engineer, Serdes Analog Design

Samsung Semiconductor

San Jose, CA 25 days ago $163,000–$253,000
Actively hiring Confirmed live today High trust Competitive pay
SerDes Analog Circuits Mixed Signal CMOS LVS DRC Cadence Spectre Totem EMX Python Matlab PLL ADC DAC PCIe USB UCIe 5G SOC
10+ yrs exp

Analog/Mixed-Signal SerDes Design Engineer

Amd

San Jose, CA 27 days ago $200,000–$300,000
Actively hiring Confirmed live today High trust Above market
CMOS ADC DAC SAR-ADC PLL RF FinFET Matlab SPICE Silicon Photonics Analog Front-End Clock Distribution Circuit Architecture Link Level Simulation

SerDes Circuit Design Engineer

Apple Inc

San Diego, CA 28 days ago $175,000–$308,500
Actively hiring Confirmed live today Trusted Above market
SerDes Analog Mixed-Signal Design AMS FinFET CMOS SystemVerilog Matlab Python VerilogAMS CDR PLL LDO PAM NRZ CTLE DFE PCIe USB MPHY Primetime Nanotime Scripting
10+ yrs exp

SerDes Circuit Design Engineer

Apple Inc

Beaverton, OR 28 days ago
Actively hiring Confirmed live today Trusted
Analog Mixed-Signal Design SerDes High-Speed Serial Links CMOS FinFET SystemVerilog Matlab Python VerilogAMS CDR PLL LDO PAM NRZ CTLE DFE PCIe USB MPHY Primetime Nanotime Scripting Automation
10+ yrs exp

SerDes Circuit Design Engineer

Apple Inc

Cupertino, CA 28 days ago $184,700–$324,800
Actively hiring Confirmed live today Trusted Above market
SerDes Analog Mixed-Signal Design AMS FinFET CMOS SystemVerilog Matlab Python VerilogAMS CDR PLL LDO PAM NRZ CTLE DFE PCIe USB MPHY Primetime Nanotime Scripting
10+ yrs exp