Browse tech roles

5G 4G LTE-NR 3GPP Radio Access Network PHY MAC RLC RRC PDCP Hybrid Beamforming Massive MIMO Wireshark QXDM XCAL Channel Emulator Spectrum Analyzers Signal Generators System Engineering +14 more Show less

FPGA RTL Design Digital Signal Processing Vivado Xilinx Python Perl MATLAB Hardware Verification Logic Analyzers ASIC Wireless Communication Simulation Timing Closure +9 more Show less

FPGA RTL Digital Signal Processing Vivado Xilinx MATLAB Hardware Verification Logic Analyzers ASIC Simulation Test Bench Development Timing Closure MIMO MANET +9 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting +3 more Show less

DSP Microprocessor Design Computer Architecture C C++ Python Embedded Systems Design Verification Digital Design Logic Design Machine Learning Instruction Set Architecture Architectural Simulators Design Synthesis Emulators Test Generators +11 more Show less

VHDL C C++ Matlab FPGA ASIC DSP HDL DOORS MS Project System Integration and Test Requirements Analysis Electronic Warfare Signal Processing +9 more Show less

Systems Engineering HDL FPGA SDR Signal Processing Electronic Warfare Satellite Communications Optical Modems Requirements Management DOORS MS Project Microsoft Office Configuration Control SIT Technical Writing +10 more Show less

Networking FPGA HDL VHDL C C++ Matlab DSP System Integration and Test DOORS MS Project Electronic Warfare Configuration Control +8 more Show less

Circuit Design Standard Cell Library PPA Layout Optimization PNR RTL2GDSII Static Timing Analysis STA Process Monitor IP PDK SOC GPU CPU Flip Flops Level Shifters +10 more Show less

Circuit Design Standard Cell Library PPA Layout Optimization PNR RTL2GDSII Static Timing Analysis STA Process Monitor IP PDK SOC GPU CPU Flip Flops Level Shifters +10 more Show less

Circuit Design Standard Cell Library PPA Layout Optimization PNR RTL2GDSII Static Timing Analysis STA PDK Process Monitor IP Flip Flops Level Shifters Retention Flops SOC GPU CPU +11 more Show less

VLSI Physical Design FinFET Verilog RTL Computer Architecture Clock Tree Synthesis Static Timing Analysis Physical Verification Sign Off IR Drop Analysis Parasitic Extraction Floor planning Perl C Tcl SRAM Digital Circuits +12 more Show less

Process Design Kit (PDK) physical-verification Device Modeling Parameter Extraction Design Rules Data Pipelines Test-Chip Analysis AI Tools Quantum Hardware +4 more Show less

VLSI Physical Design Verilog RTL Static Timing Analysis Clock Tree Synthesis Floor planning Placement Routing Parasitic Extraction IR drop analysis Electromigration Physical Verification Sign Off Perl C Tcl Computer Architecture SRAM Digital Circuits +14 more Show less