Circuit Design Engineer, Library/Process Monitor

Apple Inc

Confirmed live today Trusted

Quick summary

Work type: On-site
Location: Beaverton, OR
Posted: 83 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $204k

$139k $261k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $167,975–$240,550.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Circuit Design Engineer, Library/Process Monitor

Role Posting Log in to save

As a Circuit Design Engineer - Library/Process Monitor within the Digital Design Engineering group, you will join the custom digital circuits team to develop standard cell library designs for deep submicron technologies. Your primary responsibilities include driving transistor level circuit design, modeling, and performance analysis to improve overall Library PPA. You will develop standard cell circuits, perform layout optimization to reduce parasitics, and design process monitor IP for PNR blocks. You will also validate IPs in testchips and engage with CPU, SOC, and GPU teams on physical design requirements. Required skills include circuit design for high-performance flip flops, level shifters, and retention flops. You should also possess experience with RTL2GDSII flow and Static Timing Analysis to help deliver functional products to market quickly.

Skills

Circuit Design Standard Cell Library PPA Layout Optimization PNR RTL2GDSII Static Timing Analysis STA PDK Process Monitor IP Flip Flops Level Shifters Retention Flops SOC GPU CPU

What you'll do

Drive transistor-level circuit design, modeling, and performance analysis for deep submicron technologies.
Develop standard cell circuits to improve overall Power, Performance, and Area (PPA).
Optimize library architecture to enhance PPA across different technologies, architectures, and PDK releases.
Identify and reduce parasitics to drive layout optimization efforts.
Design process monitor IP on PNR blocks and validate other IPs in testchips.
Communicate physical design requirements to CPU, SOC, and GPU teams.

What we're looking for

Minimum of 3 years of experience.
Experience in circuit design of high-performance flip flops, level shifters, retention flops, and other complex circuits (preferred).
Experience in RTL2GDSII flow and/or Static Timing Analysis (STA) (preferred).
Bachelor's Degree.

Save