Senior or Principal Process Design Kit (PDK) Engineer

Microsoft

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
—
Salary
$142,800–$274,800 / yr
Posted
111 days ago
Freshness
Confirmed live today
Closes
Jan 4, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $189k
This role $209k
$127k $291k
below market most similar roles pay here above market

This role pays more than 66% of similar roles. Most pay $160,412–$217,700 — the blue band above. At the midpoint, this role pays about $209k versus about $189k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 694 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 651 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Senior or Principal Process Design Kit (PDK) Engineer

The Senior or Principal Process Design Kit (PDK) Engineer joins the multidisciplinary team building a scalable readout system for topological quantum computing. In this role, you will develop and mature a cryogenic process-design-kit for superconducting quantum hardware. You will own the model-to-measurement characterization loop for cryogenic devices and process primitives, translating measurement results into accurate models, design rules, and process guidance. Key responsibilities include planning cryogenic characterization test chips, establishing characterization infrastructure, and managing data pipelines. You will utilize industry-standard electronic-design-automation, layout, and physical-verification toolsets to support superconducting circuit design and PDK validation. This position requires expertise in semiconductor or superconducting process characterization, device modeling, and parameter extraction to solve the technical challenges of extending foundry capabilities to cryogenic operating regimes.

What you'll do

  • Own the model-to-measurement characterization loop for cryogenic process primitives and test definitions.
  • Develop and refine cryogenic PDK requirements for superconducting circuit technologies.
  • Extend foundry PDK capabilities from room-temperature assumptions to cryogenic operating regimes.
  • Plan, design, and analyze cryogenic characterization test chips for key primitives.
  • Translate measurement results into accurate device models, design rules, and process guidance.
  • Establish characterization infrastructure including design-of-experiments, data pipelines, and statistical summaries.
  • Use EDA, layout, and physical-verification toolsets to support superconducting circuit design and validation.

What we're looking for

  • Bachelor’s degree in a related field and 6+ years of technical engineering experience.
  • Master’s degree in a related field and 4+ years of technical engineering experience.
  • Doctorate in a related field and 1+ year of industry or R&D experience.
  • Ability to pass Microsoft Cloud Background Check and citizenship verification for export-controlled information.
  • Ability to leverage AI tools for measurement, performance modeling, and task automation.
  • Engineering degree and 12+ years of technical engineering experience (preferred).
  • Master’s degree in a related field and 8+ years of technical engineering experience (preferred).
  • Doctorate in a related field and 5+ years of technical engineering experience (preferred).
  • Proficiency in semiconductor or superconducting process characterization, device modeling, and test-chip analysis (preferred).
  • Proficiency in constructing and maintaining process-design kits and translating device behavior into models (preferred).

More like this

Similar roles

Senior Principal Product Engineer

Arm Holdings

Austin, TX 97 days ago $308,600–$417,500
SoC ATE SLT Silicon Bring-up Yield Improvement PVTF Characterization Electrical Failure Analysis Scan BIST Mixed-Signal Design Device Physics 2.5D/3DIC Sub-3nm Nodes NPI HVM Reliability Qualification
10+ yrs exp Hybrid

Senior Physical Design Engineer

Samsung Semiconductor

San Jose, CA 69 days ago $138,000–$206,000
VLSI ASIC SoC Physical Design RTL Synthesis Floorplanning place-and-route Clock Tree Synthesis Static Timing Analysis STA SDC IR-drop Electromigration DRC LVS FinFET Tcl Python Perl Synopsys Fusion Compiler ICC2 PrimeTime StarRC Cadence Innovus UPF CPF NoC AI/ML
5+ yrs exp

Senior Physical Design Engineer

Microsoft

39 days ago $119,800–$234,700
Physical Design Synthesis Place and Route Timing Signoff Physical Verification EMIR Formal Equivalence Low Power Verification Clock Construction CTS RTL to GDS PPA Semiconductor Design Tape-out Floorplanning Extraction
5+ yrs exp Hybrid

Senior Physical Design Engineer

Nvidia

Santa Clara, CA 84 days ago $168,000–$264,500
Physical Design Timing Closure RC Extraction Cross talk IR drop EM analysis DRC ERC LVS Antenna checks Formal Verification Synopsys Cadence Place and Route Scan Insertion DFT Netlist GDS Timing ECO’s
6+ yrs exp

Senior Physical Design Engineer

Nvidia

Santa Clara, CA +1 18 days ago $168,000–$264,500
VLSI Physical Design P&R Timing Closure Static Timing Analysis IR Drop Analysis Physical Verification RC Extraction Python Perl Tcl Make Synopsys (ICC2 Cadence (Innovus Mentor Graphics ASIC Power Distribution Clock Distribution
8+ yrs exp

Senior Physical Design Engineer

Nvidia

Westford, MA 7 days ago $136,000–$218,500
VLSI Physical Design RTL2GDS Place and Route Timing Closure Power and Clock Distribution Physical Verification IR Drop Analysis RC Extraction Synopsys (ICC2 Cadence (Genus Python Perl Tcl Make ML AI
5+ yrs exp