Processor ASIC RTL Design Engineer

Qualcomm

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$101,400–$152,200 / yr
Posted
4 days ago
Freshness
Confirmed live yesterday
Closes
Mar 27, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $202k
This role $127k
$84k most similar roles pay here $266k

This role pays less than 97% of similar roles. Most pay $177,250–$227,500 — the shaded band above. At the midpoint, this role pays about $127k versus about $202k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 568 open roles on FindRole.

Listed pay typically runs $150,615–$222,050 across 554 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Processor ASIC RTL Design Engineer

As a Processor ASIC RTL Design Engineer within the ASICS Engineering group, you will contribute to the development of high performance, high quality, and low power products. You will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP block or SoC development. Your daily work involves creating architectures, circuit specifications, logic designs, and system simulations based on specific requirements. You will collaborate with cross-functional teams to develop implementation strategies and evaluate process flows from high-level design through synthesis, place and route, timing, and power use. To execute these tasks, you will utilize tools such as Virtuoso and RTL to GDS Flow while writing technical documentation for EDA, IP, and ASIC projects. The role requires proficiency in architecture and design tools, scripting tools, programming languages, and design verification methods.

What you'll do

  • Design, model, optimize, verify, and document IP block and SoC development for high-performance products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on requirements.
  • Develop implementation strategies that meet specific system requirements and customer needs.
  • Evaluate process flows from high-level design through synthesis, place and route, timing, and power usage.
  • Use EDA tools like Virtuoso and RTL to GDS flow to execute architecture and design for IC packages.
  • Write technical documentation for EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 6+ months of experience with architecture and design tools (preferred).
  • 6+ months of experience with scripting tools and programming languages (preferred).
  • 6+ months of experience with design verification methods (preferred).

More like this

Similar roles

SOC Design Verification Engineer

Qualcomm

San Diego, CA 15 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

SOC Design Verification Engineer

Qualcomm

San Diego, CA 15 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

SOC Design Verification Engineer

Qualcomm

San Diego, CA 15 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

Physical Design Engineer

Qualcomm

San Diego, CA 15 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting IC Package Logic Design

Physical Design Engineer

Qualcomm

San Diego, CA 15 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation
2+ yrs exp