Browse tech roles

ASIC Physical Design Static/Dynamic IR EMIR Power Analysis Ansys RedHawk Cadence Voltus Python Perl Tcl Floor Planning Clock and Power Distribution DFT Post-silicon Correlation Power Gating Clock Gating Signal EM Tape out +12 more Show less

Dynamic IR EM Noise Signal EM ASIC AMS VLSI Redhawk PrimeRail Voltus PrimeTime Tempus SPICE Scripting Circuit Design Computer Architecture Low Power Techniques +12 more Show less

Static/Dynamic IR EM Noise Signal EM ASIC AMS VLSI Redhawk PrimeRail Voltus PrimeTime Tempus SPICE Scripting Computer Architecture Circuit Design Low Power Techniques Tape-out +13 more Show less

Static/Dynamic IR EM ESD Gridcheck Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE ASIC VLSI Power Integrity Signoff Low-power Design Digital Systems Computer Architecture +13 more Show less

Static/Dynamic IR EM ESD Gridcheck Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE ASIC VLSI Power Integrity Signoff Low-power Design Digital Systems Computer Architecture +13 more Show less

SoC Physical Design Electrical Analysis Static/Dynamic IR EM ESD Gridcheck ASIC VLSI Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE Low-power Design Power Integrity Tape-out Digital Systems +15 more Show less

EMIR SIGEM PNR STA TCL Python C++ Perl Ansys Redhawk Seascape Cadence Voltus Matplotlib Pandas Computer Architecture RISC Pipelines Data Analysis +11 more Show less

EMIR SIGEM Reliability PNR STA TCL Python Perl C/C++ Ansys Redhawk Seascape Cadence Voltus Matplotlib Pandas Computer Architecture RISC Pipelines +11 more Show less

EMIR SIGEM PNR STA TCL Python C++ Perl Ansys Redhawk Seascape Cadence Voltus Matplotlib Pandas Computer Architecture RISC Data Analysis +11 more Show less

Dynamic IR Signal EM Python ASIC AMS VLSI SPICE Circuit Design Computer Architecture Low Power Architecture Tape-out Sign-off Closure +7 more Show less

Static/Dynamic IR EM Noise Signal EM Python ASIC AMS VLSI SPICE Circuit Design Computer Architecture Low Power Architecture Tape-out Sign-off Closure +9 more Show less

EMIR SIGEM Reliability VLSI SAPR PNR Apache Redhawk Cadence Voltus STA Layout Power Grid Design IR Drop Analysis Electromigration Scripting +9 more Show less

Failure Analysis SEM TEM FIB IC Fabrication Advanced Packaging Electron Microscopy Design of Experiments Plasma De-processing Cross-sectioning De-layering Root-Cause Analysis Physical Characterization +8 more Show less

EMIR IR Drop Analysis Electromigration VLSI PNR SAPR Apache Redhawk Cadence Voltus STA Layout Tools Power Grid Design Scripting +7 more Show less