Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: PNR Remove filter Clear all

20 of up to 20 (filtered)

SoC Physical Design Engineer, PnR

Apple Inc

San Jose, CA 5 days ago $129,300–$225,300
Actively hiring Confirmed live today Posted this week High trust Below market
PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Diego, CA 32 days ago $122,700–$184,800
Actively hiring Confirmed live today Trusted Below market
PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis
Save

SoC Physical Design Engineer, PnR

Apple Inc

Irvine, CA 38 days ago $175,000–$308,500
Actively hiring Confirmed live today Trusted Above market
PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Design for Yield Manufacturability Multi-vt SOC Design
10+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Diego, CA 40 days ago $142,300–$263,300
Actively hiring Confirmed live yesterday Trusted Competitive pay
PnR Physical Design Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Physical Verification Electrical Verification SOC Design Signoff Closure
3+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live today Trusted
PnR RTL2GDS STA Physical Verification EMIR Sign-off Floorplanning Clock & Power Distribution Timing Closure Deep Submicron Technology SOC Design Power Optimization
3+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Jose, CA 40 days ago $184,700–$324,800
Actively hiring Confirmed live today Trusted Above market
PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Signoff Design for Yield Manufacturability Multi-vt
10+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Jose, CA 40 days ago $150,400–$277,600
Actively hiring Confirmed live today Trusted Competitive pay
Physical Design PnR Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification SOC Design Signoff Closure
3+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Jose, CA 40 days ago $129,300–$194,700
Actively hiring Confirmed live today Trusted Below market
PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis
Save

SoC Physical Design Engineer, PnR

Apple Inc

Beaverton, OR 40 days ago
Actively hiring Confirmed live today Low trust
Physical Design PnR Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification SOC Design Signoff Closure
3+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

Beaverton, OR 40 days ago
Actively hiring Confirmed live today Low trust
PnR Physical Design Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification Signoff SOC Design Design for Yield Multi-vt
Save

SoC Physical Design Engineer, PnR

Apple Inc

Seattle, WA 40 days ago $175,000–$308,500
Actively hiring Confirmed live today Trusted Above market
PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Design for Yield Manufacturability Multi-vt SOC Design
10+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

Beaverton, OR 40 days ago
Actively hiring Confirmed live today Low trust
PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Design for Yield Manufacturability Multi-vt SOC Design
10+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

Waltham, MA 40 days ago $134,700–$249,500
Actively hiring Confirmed live today Low trust Competitive pay
PnR RTL2GDS STA Physical Verification EMIR Sign-off Floorplanning Clock & Power Distribution Timing Closure Deep Submicron Technology SOC Design Power Optimization
3+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

Waltham, MA 40 days ago $116,400–$175,200
Actively hiring Confirmed live today Trusted Below market
PnR Physical Design VLSI Verilog VHDL Python Perl TCL SPICE STA DRC LVS EMIR Redhawk Totem Voltus GDS2 Floor-planning Physical Synthesis
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Jose, CA 40 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Trusted Above market
PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification SOC Design Design for Yield Manufacturability Multi-vt Strategies
10+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Jose, CA 40 days ago $150,400–$277,600
Actively hiring Confirmed live today Trusted Competitive pay
Physical Design PnR Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification SOC Design Signoff Closure
3+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Jose, CA 40 days ago $129,300–$194,700
Actively hiring Confirmed live today Trusted Below market
PnR Physical Design VLSI Verilog VHDL Python Perl TCL SPICE STA DRC LVS EMIR Redhawk Totem Voltus Floor-planning Physical Synthesis GDS2 Netlist
Save

SoC Physical Design Engineer, PnR

Apple Inc

Austin, TX 80 days ago
Actively hiring Confirmed live today Low trust
PnR Physical Design VLSI Verilog VHDL Python Perl TCL SPICE STA DRC LVS EMIR Redhawk Totem Voltus GDS2 Floor-planning Physical Synthesis
Save

SoC Physical Design Engineer, PnR

Apple Inc

San Diego, CA 90 days ago $175,000–$308,500
Actively hiring Confirmed live yesterday Low trust Above market
PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Signoff Design for Yield Manufacturability Multi-vt
10+ yrs exp
Save

SoC Physical Design Engineer, PnR

Apple Inc

Austin, TX 101 days ago
Actively hiring Confirmed live today Low trust
PnR RTL2GDS STA Physical Verification EMIR Sign-off Floorplanning Clock & Power Distribution Timing Closure Deep Submicron Technology SOC Design Power Optimization
10+ yrs exp
Save