Browse tech roles

Filter the feed by workplace, employment type, salary floor, and post age. For ranked matching against your resume, use AI Match.

20 of up to 20 (filtered)

Lead, Design for Manufacturability Engineering

Anduril Industries

Costa Mesa, CA 2 days ago $166,000$220,000
Actively hiring Posted this week Verified listing Above market
NX SolidWorks CAD software Six Sigma Lean methodologies CNC machining Injection molding PCB/PCA manufacturing Wire harness manufacturing Composites manufacturing Precision machining Sheet metal fabrication Welding High-reliability environments Manufacturing processes DFM analysis tools

Sr. RFIC Design Engineer (RFIC Engineering)

SpaceX

Redmond, WA 2 days ago $160,000$225,000
Actively hiring Posted this week Verified listing Above market
RF Analog IC Design VHDL Cadence Virtuoso Calibre Python MATLAB Simulink Agilent EEsof EDA Linux Git JIRA Confluence CI/CD

Sr. RF Front-End Module Design Engineer (RFIC Engineering)

SpaceX

Sunnyvale, CA 2 days ago $170,000$235,000
Actively hiring Posted this week Verified listing Above market
ADS HFSS AWR MATLAB Python BAW filters RFICs MCM substrate/packaging technologies double-sided BGA inductors couplers EM principles power amplifiers low noise amplifiers mixers filters PLLs ATE test plans

Sr. MMIC Design Engineer (RFIC Engineering)

SpaceX

Redmond, WA 2 days ago $160,000$225,000
Actively hiring Posted this week Verified listing Above market
ADS HFSS AWR Matlab Python C++ Altium Designer GaAs GaN Microwave design tools RFIC design S-band to E-band frequency range RF test equipment Electromagnetic propagation Antenna systems PCB design tools

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Austin, TX 2 days ago
Actively hiring Posted this week Verified listing
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM simulation Package design electrical review Substrate design RF Digital High-speed and mixed signal die Package/SIP layout

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Irvine, CA 2 days ago $160,000$225,000
Actively hiring Posted this week Verified listing Competitive pay
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM Simulation Package Design Electrical Review Substrate Design RFIC ASIC Manufacturing Reviews

Silicon Photonics Design Engineer (RFIC Engineering)

SpaceX

Redmond, WA 2 days ago $125,000$145,000
Actively hiring Posted this week Verified listing Below market
Lumerical COMSOL HFSS Spectre ADS Python PostgreSQL Kubernetes Terraform AWS Docker CI/CD Prometheus Grafana

RTL Design Engineer (Silicon Engineering)

SpaceX

Irvine, CA 2 days ago $125,000$145,000
Actively hiring Posted this week Verified listing Below market
SystemVerilog Verilog Python DSP AXI AHB APB EDA tools HDL simulators

RFIC Design Engineer (RFIC Engineering)

SpaceX

Irvine, CA 2 days ago $125,000$145,000
Actively hiring Posted this week Verified listing Below market
RF Analog IC Design Verilog Cadence Virtuoso Spectre/Cosmos Simulator HFSS ADS Python MATLAB Git JIRA Confluence CI/CD

RFIC Design Engineer (RFIC Engineering)

SpaceX

Sunnyvale, CA 2 days ago $135,000$155,000
Actively hiring Posted this week Verified listing Below market
RF Analog IC Design Verilog Cadence Virtuoso Spectre/Cosmos simulators HFSS/IE3D EM simulators Python MATLAB Git JIRA Confluence CI/CD AWS Linux

Physical Design Engineer II (Silicon Engineering)

SpaceX

Irvine, CA 2 days ago $145,000$175,000
Actively hiring Posted this week Verified listing Competitive pay
EDA tools CMOS digital design principles standard cells DFT Scan MBIST LBIST RTL2GDSII physical design flow development