Browse tech roles

C/C++ UVM System C DPI-C Matlab

UVM SystemVerilog C Matlab Python DPI-C SystemC Formal verification Verilog VCS DVflow CI/CD +7 more Show less

ASIC Silicon Photonics RFIC Analog/Mixed-Signal Circuit Fabless Supply Chain Test Engineering Yield Analysis Kubernetes Jenkins Git Python PostgreSQL AWS CI/CD +9 more Show less

UVM SystemVerilog C SystemC DPI-C Matlab +1 more Show less

JIRA Confluence Git CI/CD Python Verilog VHDL RTL FPGA Emulation Physical Design Tools Substrate and Package Design Tools ATE Reliability Testing NPI ASIC/SOC Development Methodologies +11 more Show less

SystemC UVM DPI-C RTL DSP Matlab Verilog VHDL Linux Python Git CI/CD FPGA ASIC PowerPC Xilinx Cadence Synopsys Tapeout +14 more Show less

C/C++ UVM SystemC DPI-C Matlab

ASIC DFM DFT Wafer Fabrication Advanced Packaging Quality Management Reliability Engineering Cross-Functional Team Leadership Semiconductor Operations NPI Product Engineering High-Volume Manufacturing Vendor Management Contract Manufacturer Strategy Material Procurement +10 more Show less

Python Statistical Tools R Programming Data Analysis DOE (Design of Experiments) Failure Analysis Process Documentation Kubernetes AWS CI/CD PostgreSQL Minitab JMP Excel +9 more Show less

C/C++ UVM SystemC DPI-C Matlab

AWS Unix Linux Docker CI/CD Python PostgreSQL Kubernetes +3 more Show less

ASIC FPGA Agile Waterfall Microsoft Project JIRA Earned Value Management System CI/CD Military Space Civil Space Commercial Space Missiles Satellite Surveillance Deep Space Exploration Manned Flight Missions Atlassian JIRA EVMS +12 more Show less

UVM VHDL Verilog SystemVerilog Linux Python Git JIRA MS Project EVMS AMD Vivado Microchip Libero +7 more Show less

ASIC FPGA Earned Value Management System (EVMS) Atlassian JIRA Microsoft Project AMD Versal Xilinx Versal RF Digital Signal Processing (DSP) System design Agile Waterfall Python C++ VHDL Verilog Linux Git +13 more Show less

RTL2GDSII EDA tools CMOS digital design principles Standard cells DFT Scan MBIST LBIST Physical design flows +4 more Show less

Siemens_Tessent Perl Python Tcl C++ IEEE_1500 IEEE_1687 Teradyne Advantest Streaming_Scan_Network ATPG SDF_annotated_gate_level_simulations In-System_Test boundary_scan functional_testing board_level_diagnostics +11 more Show less

Python CI/CD