ASIC/FPGA Verification Engineer III

Lockheed Martin

Quick summary

Work type: On-site
Location: Sunnyvale, CADenver, COHighlands Ranch, COLittleton, CO
Salary: $101,000–$178,135 / yr
Posted: 3 days ago
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $190k

This role $140k

$86k most similar roles pay here $240k

This role pays less than 92% of similar roles. Most pay $163,900–$215,537 — the shaded band above. At the midpoint, this role pays about $140k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Lockheed Martin

Lockheed Martin is a global aerospace, defense, and security company that designs, develops, and manufactures advanced technology systems, products, and services for government and commercial customers worldwide.

Lockheed Martin currently has 611 open roles on FindRole.

Listed pay typically runs $101,000–$178,135 across 304 roles with salary data.

Most-posted roles

View all roles at Lockheed Martin

At a glance

TL;DR · ASIC/FPGA Verification Engineer III

Role Posting Log in to save

As an ASIC & FPGA Verification Engineer at Lockheed Martin Space’s Silicon Solutions team, you will play a crucial role in developing sophisticated avionics products for space applications. Your responsibilities include capturing initial requirements and conducting comprehensive verification through the entire lifecycle of ASIC and FPGA devices, from design to testing, using advanced Linux-based high-performance computing environments. You will collaborate closely with an independent verification team and present technical reviews to both internal and external stakeholders. The ideal candidate possesses 5+ years of professional experience in FPGA development and familiarity with modern verification methodologies like UVM, OVM, or VMM, along with proficiency in HDL programming languages such as VHDL, Verilog, and SystemVerilog. Additionally, knowledge of space-grade FPGAs and ASICs, including toolsets from AMD/Xilinx Vivado or Microchip Libero, is highly desirable for this dynamic and fast-paced environment.

Skills

UVM VHDL Verilog SystemVerilog Linux Python Git JIRA MS Project EVMS AMD Vivado Microchip Libero

What you'll do

Perform comprehensive verification of ASIC and FPGA devices throughout their lifecycle.
Capture initial requirements, design architecture, and conduct simulations in a Linux environment.
Interface with independent verification teams to ensure thorough testing processes.
Support technical reviews and present findings to internal and external stakeholders.
Troubleshoot and integrate lab activities for FPGA/ASIC designs.

What we're looking for

5+ years of professional FPGA development experience
Proficiency in modern verification methodologies such as UVM, OVM, or VMM
Expertise in HDL programming with VHDL, Verilog, and/or SystemVerilog
Ability to obtain and maintain a DoD Secret clearance; US citizenship required
Experience with space-grade/qualified FPGAs and ASICs and relevant toolsets
Knowledge of lab integration, troubleshooting activities, and simulation environments
Willingness to work full-time in an office setting on a flexible 9x80 schedule

Similar roles

ASIC FPGA Design Engineer V

Lockheed Martin

North Andover, MA 3 days ago $145,200–$255,990

VHDL Verilog SystemVerilog Linux AMD_Xilinx_Vivado Microchip_Libero MS_Project JIRA Earned_Value_Management_System CI/CD

Save

Senior ASIC & FPGA Design Engineer

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis Synopsys VCS AXI Ethernet TCP/IP PCIe GitLab UVM Simulink C C++ MATLAB Python Synplify ChipScope

Hybrid

Save

ASIC/FPGA Design Engineer IV

Lockheed Martin

Littleton, CO 3 days ago $123,500–$217,695

VHDL Verilog SystemVerilog Linux FPGAs Digital ASICs Mixed-signal ASICs Atlassian JIRA Microsoft Project Earned Value Management System CI/CD

Save

ASIC/FPGA Engineer V

Lockheed Martin

Sunnyvale, CA +3 3 days ago $145,200–$255,990

ASIC FPGA Agile Waterfall Microsoft Project JIRA Earned Value Management System CI/CD Military Space Civil Space Commercial Space Missiles Satellite Surveillance Deep Space Exploration Manned Flight Missions Atlassian JIRA EVMS

Save

ASIC & FPGA Design Engineer, Senior

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog Xilinx Intel Vivado Quartus MATLAB Simulink High-Level Synthesis Power Analysis Thermal Analysis Design Assurance Configuration Management Mentorship ASIC Design FPGA Co-Design Hardware-Software Co-Verification

Hybrid

Save

ASIC & FPGA Design Engineer Senior

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis UltraScale design methodology Synopsys VCS AXI Ethernet TCP/IP PCIe Serial protocols High-speed oscilloscopes Spectrum analyzers Signal generators Synopsys EDA tools Simulink HDL Coder C/C++ DSP

Hybrid

Save