ASIC FPGA Engineering Manager

Lockheed Martin

Quick summary

Work type
On-site
Location
Sunnyvale, CAKing of Prussia, PADenver, COHighlands Ranch, CO
Salary
$145,200–$255,990 / yr
Posted
4 days ago
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $191k
This role $201k
$132k most similar roles pay here $269k

This role pays more than 60% of similar roles. Most pay $165,400–$216,250 — the shaded band above. At the midpoint, this role pays about $201k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About Lockheed Martin

Lockheed Martin is a global aerospace, defense, and security company that designs, develops, and manufactures advanced technology systems, products, and services for government and commercial customers worldwide.

Lockheed Martin currently has 602 open roles on FindRole.

Listed pay typically runs $101,000–$178,135 across 301 roles with salary data.

Most-posted roles

View all roles at Lockheed Martin

At a glance

TL;DR · ASIC FPGA Engineering Manager

Role Posting Log in to save

Join Lockheed Martin Space’s Silicon Solutions team as an ASIC & FPGA Engineering Manager, leading a diverse portfolio of over 50 programs and R&D initiatives across military, civil, commercial space, missiles, and deep space exploration. You will manage multiple projects using Agile or Waterfall methodologies, ensuring they meet schedule and budget targets within +/-10% accuracy while maintaining strong customer relationships. Key responsibilities include project planning, subcontractor management, proposal writing, and talent recruitment. Ideal candidates have 14+ years of experience in ASIC/FPGA development and verification, with a preference for AMD/Xilinx Versal expertise and PMI certifications. Familiarity with EVMS and Atlassian JIRA is essential, as is the ability to obtain a DoD Secret clearance.

Skills

ASIC FPGA Earned Value Management System (EVMS) Atlassian JIRA Microsoft Project AMD Versal Xilinx Versal RF Digital Signal Processing (DSP) System design Agile Waterfall Python C++ VHDL Verilog Linux Git

What you'll do

  • Manage multiple ASIC and FPGA projects to completion within schedule and budget constraints.
  • Develop and negotiate project scope, requirements, and budgets for various programs.
  • Capture technical content for proposals and present them to customers effectively.
  • Oversee subcontractor relationships and manage related contracts for Silicon Solutions.
  • Recruit and staff the team with specialized engineers and verifiers as needed.
  • Apply situational leadership to ensure engineering and behavioral discipline within the team.

What we're looking for

  • 14+ years of professional experience in ASIC or FPGA design, debug, and verification.
  • Proven leadership in managing multiple complex ASIC/FPGA projects to schedule and budget.
  • Expertise in Earned Value Management System (EVMS) for project control.
  • Strong customer relationship management and proposal writing skills.
  • Experience recruiting and mentoring technical leads and team members.
  • US Citizenship required with ability to obtain and maintain a DoD Secret clearance.
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.

Related searches

More ASIC jobs ASIC jobs in Sunnyvale All jobs at Lockheed Martin

More like this

Similar roles

ASIC/FPGA Engineer V

Lockheed Martin

Sunnyvale, CA +3 4 days ago $145,200–$255,990
ASIC FPGA Agile Waterfall Microsoft Project JIRA Earned Value Management System CI/CD Military Space Civil Space Commercial Space Missiles Satellite Surveillance Deep Space Exploration Manned Flight Missions Atlassian JIRA EVMS
Save

ASIC/FPGA Design Engineer IV

Lockheed Martin

Littleton, CO 4 days ago $123,500–$217,695
VHDL Verilog SystemVerilog Linux FPGAs Digital ASICs Mixed-signal ASICs Atlassian JIRA Microsoft Project Earned Value Management System CI/CD
Save

ASIC FPGA Design Engineer V

Lockheed Martin

North Andover, MA 4 days ago $145,200–$255,990
VHDL Verilog SystemVerilog Linux AMD_Xilinx_Vivado Microchip_Libero MS_Project JIRA Earned_Value_Management_System CI/CD
Save

ASIC/FPGA Verification Engineer III

Lockheed Martin

Sunnyvale, CA +3 4 days ago $101,000–$178,135
UVM VHDL Verilog SystemVerilog Linux Python Git JIRA MS Project EVMS AMD Vivado Microchip Libero
Save

Senior Staff FPGA Engineer

Lockheed Martin

Orlando, FL 4 days ago
VHDL Verilog SystemVerilog Xilinx Vivado Synopsys VCS UVM C C++ Python Git FPGA Digital Design Principles Hardware-Software Integration Version Control Systems MFC DAR Process Missile Systems Missile Safety
Save

Staff FPGA Design Engineer

Lockheed Martin

Owego, NY 4 days ago $123,500–$217,695
FPGA Verilog VHDL SystemVerilog MATLAB Python C C++ Intel Quartus Xilinx Vivado Microchip Libero Mentor Questa HDL UVM Agile Jira Confluence
Save