Lead ASIC Design Verification Engineer

Amazon Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Sunnyvale, CARedmond, WASan Diego, CA
Salary: $159,200–$215,300 / yr
Posted: 78 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $179k

This role $187k

$135k most similar roles pay here $224k

This role pays more than 73% of similar roles. Most pay $160,000–$197,750 — the shaded band above. At the midpoint, this role pays about $187k versus about $179k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 457 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 447 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · Lead ASIC Design Verification Engineer

Role Posting Log in to save

Lead ASIC Design Verification Engineer, Amazon Leo joins the sub-team responsible for defining and implementing digital chip SOCs for communication via low Earth orbit satellites and gateways. This role involves building a state of the art verification environment to test RTL against reference Matlab and C models while developing detailed test plans, running regressions, and collecting coverage matrices. The engineer will write tests in C/C++ for embedded CPUs, develop tests for FPGA and emulation platforms, and perform formal verification of complex blocks. Key technical requirements include proficiency in UVM, System C, DPI-C, and scripting to build highly automated regression environments. This position addresses the challenge of developing modems, high-speed interfaces, embedded processors, and DSP solutions using latest CMOS generation technologies for wireless systems without legacy constraints.

Skills

UVM C++ C Matlab Formal Verification System C DPI-C RTL FPGA Emulation Scripting ASIC Design Digital Verification CMOS

What you'll do

Implement a state-of-the-art verification environment to test RTL against reference Matlab and C models.
Develop detailed test plans and execute regressions while tracking coverage matrices for the program.
Write C/C++ tests to execute on embedded CPUs.
Develop specific test cases for FPGA and emulation platforms.
Perform formal verification of complex blocks to ensure functional correctness.
Execute system-level verification using test benches built with UVM, System C, and DPI-C.
Build highly automated environments to run regressions and manage the organization of the database.

What we're looking for

Master's degree or Ph.D. in Electrical Engineering or a related field.
7+ years of experience in verification, preferably in communication systems.
5+ years of experience in UVM, C/C++, and scripting.
10+ years of experience in digital verification is preferred.
Familiarity with Matlab.
Familiarity with formal verification techniques.
Strong written and verbal communication skills.
Must be a U.S. citizen, national, permanent resident, or granted asylum/refugee status for export control compliance.

Save