Browse tech roles

UVM C++ SystemVerilog ASIC verification UCIe HBM controller Memory DFT DDR Custom HBM CI/CD +5 more Show less

SystemVerilog UVM Python Perl C++ ASIC Verification Emulation FormalVerification Docker CI/CD +6 more Show less

Verilog SystemVerilog Python Perl TCL shell PCIe Ethernet_MAC DDR_LPDDR DMA_engines AXI CHI APB AHB RDMA NVMe-over-TCP ASIC_design_flows static_timing_analysis emulation formal_verification +15 more Show less

Verilog SystemVerilog RTL Timing_Closure Power_Optimization Clock_Gating ASIC_Development_Flows Simulation Synthesis Static_Timing_Analysis Python Perl TCL Shell Emulation Prototyping Formal_Verification_Pods +12 more Show less

SystemVerilog UVM Perl Python Veloce Palladium Zebu HAPS IEV VC Formal PCIe CXL Ethernet RDMA DDR TCP +11 more Show less

Verilog SystemVerilog Python Perl TCL shell programming CDC Spyglass digital design principles microarchitecture concepts buffering scheduling architectures +7 more Show less

SystemVerilog UVM Python Perl C++ Data_center_technologies Hyperscalers AI_Networking Industry_standards Advanced_emulation Formal_verification_tools Silicon_debugging +7 more Show less

SystemVerilog UVM Linux C C++ Python Perl Veloce Palladium Zebu HAPS Networking Dashboard_management CI/CD +9 more Show less

SystemVerilog UVM Linux C++ Python Perl Veloce Palladium Zebu HAPS CI/CD Networking Dashboard_management Emulation_platforms +9 more Show less

Synopsys_DC DCG FC Primetime Verilog SystemVerilog TCL Shell Perl SDC STA Clocking Timing_Exceptions Async_Boundaries HDL Digital_Design_Concepts +11 more Show less

Verilog SystemVerilog DFT Spyglass Questa CDC Cadence Conformal VCS TCL Python Perl Perforce IC Manage Git Linux Windows UPF Synopsys Design Compiler Synopsys PrimeTime CI/CD +14 more Show less

Verilog SystemVerilog RTL ASIC timing closure power optimization clock gating simulation synthesis static timing analysis Tape-out 2.5D fanout technologies high-performance silicon heterogeneous system integration +9 more Show less

SystemVerilog UVM ASIC Linux C C++ Python Perl Networking Formal verification +5 more Show less

Synopsys_DC DCG FC Primetime Verilog SystemVerilog TCL Shell Perl SDC STA Clocking Timing_Constraints Full_Chip_Design Block_Level_Design RTL_Implementation Digital_Design_Concepts +12 more Show less