Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: Timing Design Engineer Remove filter Location: Austin Remove filter Clear all

6 of up to 20 (filtered)

Senior Physical Design and Timing Engineer

Nvidia

Santa Clara, CA +3 53 days ago $136,000–$218,500
Actively hiring Confirmed live 2 days ago Trusted Competitive pay
Physical Design Static Timing Analysis Logic Synthesis Floorplanning Clock-tree Synthesis Routing ECO RTL Python Tcl Perl Make AI Deep Learning LLMs EDA Tools
5+ yrs exp Hybrid
Save

GPU Physical Design Engineer, STA/Timing

Apple Inc

Austin, TX 55 days ago
Actively hiring Confirmed live yesterday Trusted
STA Timing Closure Physical Design RTL Synthesis DFT Clocking TCL Python Perl Shell Scripting EDA Tools VLSI ECO CMOS Digital Logic Design
Save

GPU Physical Design Engineer, STA/Timing

Apple Inc

Austin, TX 55 days ago
Actively hiring Confirmed live 2 days ago Trusted
STA Timing Closure Physical Design TCL Python Perl Shell Scripting EDA Tools DFT Synthesis ECO Tapeout RTL Clocking OCV
3+ yrs exp
Save

GPU Physical Design Engineer, STA/Timing

Apple Inc

Austin, TX 55 days ago
Actively hiring Confirmed live 2 days ago High trust
STA Timing Closure TCL Python Perl Shell Scripting EDA Tools DFT RTL Synthesis ECO PPA post silicon debug Tapeout OCV Cross-talk Clocking
10+ yrs exp
Save

CPU Physical Design Timing Engineer

Qualcomm

Austin, TX 74 days ago $122,500–$183,700
Actively hiring Confirmed live yesterday Trusted Below market
STA PrimeTime Tempus ICC2 Innovus TCL Python Perl RTL GDS Spice Signal Integrity Layout Parasitic Extraction Timing Closure CTS POCV AOCV
2+ yrs exp
Save

Timing Design Engineer

Apple Inc

Austin, TX 143 days ago
Actively hiring Confirmed live yesterday Low trust
STA Primetime SDC Tcl Perl ASIC Design Timing Closure Synthesis DFT RTL Signal Integrity SoC Design Physical Design
Save