Timing Design Engineer

Apple Inc

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
Austin, TX
Posted
40 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $205k
$139k $253k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $168,425–$241,750.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Timing Design Engineer

Role Posting Log in to save

As a Timing Design Engineer, you will join the hardware team as an ASIC STA Engineer responsible for all aspects of SoC design regarding timing. Your daily work involves timing sign-off, developing STA and sign-off flows, and owning IP and block level timing constraints from synthesis through to final sign-off. You will collaborate with RTL designers to understand design intent and clock structures, work with CAD to develop flows, and partner with physical design teams to achieve timing closure. You must innovate timing constraints to mitigate pessimism and potential fallouts in analysis. Required skills include expertise in Primetime, SDC constraints management, and scripting in Tcl and Perl. You will also address process variations and signal integrity issues while managing synthesis, DFT, and backend methodologies.

Skills

STA ASIC Design Timing Closure Primetime SDC Tcl Perl Synthesis DFT Physical Design Signal Integrity RTL Timing Constraints

What you'll do

  • Perform timing sign-off for SoC designs.
  • Develop STA and sign-off flows.
  • Own IP and block-level timing constraints from synthesis to sign-off.
  • Collaborate with RTL designers to understand design intent and clock structures.
  • Work with CAD teams to develop and improve design flows.
  • Coordinate with physical design teams to close and sign-off timing.
  • Create plans to verify timing constraints.
  • Innovate timing constraints and flows to reduce pessimism and analysis fallouts.

What we're looking for

  • BS degree in a technical discipline.
  • Minimum 10 years of proven experience.
  • Detailed knowledge of the ASIC design timing closure flow and methodology (preferred).
  • At least 2+ years of experience in writing ASIC timing constraints and timing closure (preferred).
  • Expertise in STA tools (Primetime) and flow (preferred).
  • Knowledge of timing corners/modes, process variations, and signal integrity related issues (preferred).
  • Hands-on experience in timing/SDC constraints generation and management (preferred).
  • Proficiency in scripting languages (Tcl and Perl) (preferred).

Related searches

More Timing Design Engineer jobs Timing Design Engineer jobs in Austin All jobs at Apple Inc

More like this

Similar roles

Timing Design Engineer

Apple Inc

Beaverton, OR 40 days ago
STA ASIC Design Timing Closure Primetime SDC Tcl Perl Synthesis DFT Backend Signal Integrity RTL Clock Structure
10+ yrs exp
Save

Timing Design Engineer

Apple Inc

Waltham, MA 40 days ago $165,800–$292,400
STA ASIC Design Primetime SDC Tcl Perl Synthesis DFT Timing Closure Signal Integrity RTL SoC Design
10+ yrs exp
Save

Timing Design Engineer

Apple Inc

Cupertino, CA 40 days ago $184,700–$324,800
STA ASIC Design Primetime Tcl Perl SDC Synthesis DFT Physical Design Timing Closure Signal Integrity RTL SoC Design
10+ yrs exp
Save

Timing Design Engineer

Apple Inc

San Diego, CA 40 days ago $175,000–$308,500
STA Timing Closure Primetime SDC Tcl Perl ASIC Design Synthesis DFT Physical Design Signal Integrity RTL Clock Structure
10+ yrs exp
Save

CPU Design Timing Engineer

Apple Inc

Austin, TX 59 days ago
TCL Python Perl Primetime Tempus RTL Physical Design Place & Route Physically Aware Synthesis LEC DVS OCV Cross Talk Power Domains
Save

CPU Design Timing Engineer

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800
Static Timing Analysis PrimeTime Tempus TCL Python Perl SDC RTL Logic Synthesis PnR Parasitic Extraction Logic Equivalence clock-domain crossing Assertion Based Verification CPU Microarchitecture
10+ yrs exp
Save