Senior Chip Lead Engineer SoC/ASIC

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$164,000–$246,000 / yr
Posted
8 days ago
Freshness
Confirmed live yesterday
Closes
Sep 3, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $198k
This role $205k
$144k most similar roles pay here $257k

This role pays more than 56% of similar roles. Most pay $173,781–$222,000 — the shaded band above. At the midpoint, this role pays about $205k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Chip Lead Engineer SoC/ASIC

As a Senior Chip Lead Engineer-SoC/ASIC, you will serve as a technical partner to chip leads across cross-functional teams to drive complex projects from architectural concept through production release. You will manage the full chip development lifecycle, including RTL design, verification, physical design, power optimization, and silicon validation. The role requires coordinating with hardware, software, systems, and product teams while interfacing with customers, foundries, IP vendors, and EDA tool suppliers to mitigate risks and ensure schedule alignment. To succeed, you must possess deep expertise in SoC and subsystem architecture, timing closure, and manufacturing test methodologies. You will utilize Verilog, VHDL, or SystemVerilog alongside industry-standard EDA tools. This role solves technical challenges across various architectures including CPU, GPU, FPGA, AI/ML accelerators, and networking devices to ensure successful silicon production.

What you'll do

  • Lead chip design initiatives from the initial architectural concept through final production release.
  • Provide technical guidance across all phases of the chip development lifecycle to various domain experts.
  • Drive critical technical decisions within ambiguous and rapidly evolving project environments.
  • Partner with chip leads and program managers to manage scheduling, resource planning, and risk mitigation.
  • Interface directly with customers, foundries, IP vendors, and EDA tool suppliers.
  • Coordinate activities across hardware, software, systems, validation, and product teams.
  • Resolve complex technical challenges throughout the design flow using analytical and creative problem-solving.
  • Drive continuous improvement in design methodologies, development processes, and engineering practices.

What we're looking for

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
  • Master's degree preferred.
  • 10+ years of semiconductor industry experience.
  • 8+ years of hands-on ASIC and/or FPGA design experience.
  • Proficiency with Verilog, VHDL, and/or SystemVerilog.
  • Deep expertise in one or more semiconductor domains including SoC architecture, RTL design, physical design, and power optimization.
  • Experience across multiple phases of chip development from architectural concept through manufacturing and production ramp.
  • Ability to influence stakeholders and drive outcomes across cross-functional teams without formal authority.

More like this

Similar roles

Senior Principal ASIC FPGA Engineer

General Dynamics

Boise, ID 50 days ago $191,146$212,053
ASIC FPGA RTL Microarchitecture Synthesis Static Timing Analysis Clock Domain Crossing DFT GDSII FinFET EDA Tools JIRA Power Analysis Tape-out Verification
10+ yrs exp Hybrid

Senior Custom ASIC Engineering Lead

Broadcom

San Jose, CA +2 84 days ago $143,800$230,000
Physical Design STA DFT TCL Verilog RTL Logic Synthesis SERDES Low Power Design EDA Tools Tape-out Packaging Logic Simulation DRC Memory BIST
10+ yrs exp

Senior Custom ASIC Engineering Lead

Broadcom

San Jose, CA +2 84 days ago $143,800$230,000
Physical Design STA DFT EDA Tools TCL Verilog RTL Logic Synthesis SERDES Low Power Design Packaging Tape-out DRC Scan Memory BIST Microarchitecture
10+ yrs exp

Senior Custom ASIC Engineering Lead

Broadcom

San Jose, CA 43 days ago $143,800$230,000
Physical Design STA DFT EDA Tools TCL Verilog RTL Logic Synthesis Low Power Design SERDES DRC Scan Memory BIST Chip Architecture Packaging Tape-out
10+ yrs exp

Senior Manager, ASIC Chip Engineering

Nvidia

Santa Clara, CA 36 days ago $232,000$368,000
SoC VLSI RTL DFT Physical Design Emulation Silicon Bring-up Low-power Design Data Analytics Automation ISO26262 Algorithm Development
10+ yrs exp