Senior Chip Lead Engineer, SoC/ASIC

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$164,000–$246,000 / yr
Posted
54 days ago
Freshness
Confirmed live yesterday
Closes
Sep 3, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $194k
This role $205k
$141k $257k
below market most similar roles pay here above market

This role pays more than 54% of similar roles. Most pay $170,675–$217,500 — the blue band above. At the midpoint, this role pays about $205k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Chip Lead Engineer, SoC/ASIC

The Senior Chip Lead Engineer-SoC/ASIC joins a cross-functional team to serve as a technical partner to chip leads, managing the entire chip development spectrum from architectural concept through production shipment. This role involves leading design initiatives, driving technical decisions in ambiguous environments, and coordinating activities across hardware, software, systems, and validation teams. The engineer will build strategic perspectives, manage risks, and interface with foundries, IP vendors, and EDA tool suppliers. Key responsibilities include overseeing RTL development, verification, physical design, power optimization, and silicon bring-up. Required skills include proficiency in Verilog, VHDL, and SystemVerilog, alongside knowledge of SoC architecture, timing closure, and DFT methodologies. The role solves complex technical challenges in semiconductor design, specifically focusing on CPU, GPU, FPGA, and AI/ML accelerators.

What you'll do

  • Lead chip design initiatives from the initial architectural concept through to production release.
  • Provide technical guidance across all phases of the chip development lifecycle.
  • Drive technical decisions and establish execution plans in ambiguous and rapidly evolving project environments.
  • Partner with chip leads and program managers to manage scheduling, resources, and risk mitigation.
  • Interface directly with customers, foundries, IP vendors, and EDA tool suppliers.
  • Coordinate technical activities across hardware, software, systems, validation, and product teams.
  • Identify and resolve complex technical challenges throughout the design flow.
  • Drive continuous improvement in design methodologies and engineering practices.

What we're looking for

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
  • Master's degree (preferred).
  • 10+ years of semiconductor industry experience.
  • 8+ years of hands-on ASIC and/or FPGA design experience.
  • Demonstrated experience across multiple phases of chip development including architecture, RTL, verification, physical design, and production ramp.
  • Deep technical expertise in one or more semiconductor disciplines with proficiency in Verilog, VHDL, and/or SystemVerilog.
  • Working knowledge of industry-standard EDA tools and semiconductor manufacturing processes.
  • Experience with advanced process nodes (7nm and below) (preferred).

More like this

Similar roles

ASIC Digital Design Engineer Lead

Apple Inc

Austin, TX 88 days ago
Digital Design ASIC FPGA Emulation Silicon Bring-up Mixed Signal Design MIPI HDMI TCON Micro-architecture Verification Emulation Validation Characterization Debug
10+ yrs exp

Senior Custom ASIC Engineering Lead

Broadcom

San Jose, CA +2 130 days ago $143,800–$230,000
Physical Design STA DFT Packaging EDA Tools TCL Verilog RTL Logic Synthesis DRC SERDES Scan Memory BIST Logic Simulation Low Power Design
10+ yrs exp

Senior Custom ASIC Engineering Lead

Broadcom

San Jose, CA +2 130 days ago $143,800–$230,000
Physical Design STA DFT TCL Verilog EDA Tools Logic Synthesis DRC SERDES Logic Simulation Power Management Scan Memory BIST Chip Architecture
10+ yrs exp

Senior Custom ASIC Engineering Lead

Broadcom

San Jose, CA 89 days ago $143,800–$230,000
Physical Design STA DFT TCL Verilog Logic Synthesis DRC SERDES Logic Simulation Power Management Memory BIST Scan Packaging Tape-out EDA Tools
10+ yrs exp

Senior Manager, ASIC Chip Engineering

Nvidia

Santa Clara, CA 82 days ago $232,000–$368,000
SoC VLSI RTL DFT Physical Design Emulation Silicon Bring-up Micro-architecture Low-power Design ISO26262 Data Analytics Automation Algorithm Development Verification
10+ yrs exp

Senior ASIC Engineer

Cisco

San Jose, CA 53 days ago $167,700–$245,200
ASIC Design System Verilog UVM Post-silicon Lab Bring-up C/C++ Python Perl Linux Veloce Palladium Zebu HAPS Networking
7+ yrs exp