Browse tech roles

DFT SoC Architecture RTL Design Verilog UVM Post-Silicon Validation ATE Python Perl Tcl STA Place & Route Power Optimization Fuse Controller DFT IP Verification Synthesis +12 more Show less

DFT Scan DFT ATPG C/C++ Verilog Python Perl TCL Xilinx Vivado VCS Caliber Primetime IC Design Yield Analysis ATE RTL Layout Design DFX +13 more Show less

ASIC Implementation Design-for-Test ATPG Tessent TestMax Tetramax Verilog Gate Level Simulation VCS SDF Scan Insertion JTAG Tcl Python Perl Static Timing Analysis Post-Silicon Validation +12 more Show less

STA DFT RTL Design CDC RDC SDC Python TCL Perl Makefile Tessent PCIE BIST Scan Shift/Capture Conformal Verification +10 more Show less

DFT Silicon Bring-up ATPG MBIST Scan Failure Analysis test-content validation Automated Test Environments Silicon Characterization Yield Learning Engineering Workflows +6 more Show less

Design for Test (DFT) Digital Design Static Timing Analysis (STA) ATPG Boundary Scan JTA Memory BIST Logic BIST Streaming Scan Network Perl TCL C C++ Python Synopsys TetraMAX Cadence Modus Linux +13 more Show less

DFT BIST Scan Compression ATPG Fault Simulation Python Perl Tcl RTL STA ASIC Design VLSI Silicon Debug ATE ISO26262 CAD +11 more Show less

DFT VLSI Power Analysis Thermal Analysis IR Drop RTL STA ATE SLT Applied ML Gen AI Post-Silicon Debug +7 more Show less

DFT ASIC Verilog System Verilog ATPG Jtag Scan BIST TestMax Tetramax Tessent PrimeTime VCS Gate Level Simulation Static Timing Analysis Post-Silicon Validation ATE P1687 RTL Physical Design +15 more Show less

DFT ATPG BIST Scan Compression Fault Modeling Fault Simulation Silicon Bring-up VLSI Scripting Oscilloscope Logic Analyzer SoC GPU RAS DPPM +10 more Show less

System Verilog UVM Python TCL Perl Verdi DVE JTAG MBIST DFT Scan Architecture Boundary Scan ATE post silicon validation +9 more Show less

ASIC DFT Post-Silicon Validation Verilog VCS Gate Level Simulation ATE Patterns P1687 Static Timing Analysis DFT CAD Hardware Bring-up IP Integration Test Architecture Methodology Infrastructure +10 more Show less

DFT MBIST ATE Verilog Python TCL Perl DVE Verdi SRAM DRAM Synopsys DesignWare SMS TestMax Mentor Graphics Tessent +10 more Show less

System Verilog UVM DFT Python TCL Perl Verdi JTAG MBIST Scan Architecture Boundary Scan ATE RTL Physical Design post silicon validation +10 more Show less

ASIC RTL CDC RDC SDC VCS SVA SystemVerilog Synthesis Gate Netlists +5 more Show less

DFT Verilog System Verilog ATPG JTAG Scan BIST VCS TestMax Tetramax Tessent PrimeTime Gate Level Simulation Post-Silicon Validation ATE P1687 Static Timing Analysis RTL EDA Tools +14 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting +3 more Show less

DFT Silicon Validation ATE SoC Python Perl Tcl Pre-silicon Validation post silicon bring up Semiconductor Process Technology High-speed Protocols Yield Ramp +7 more Show less

DFT SoC Architecture RTL Design Verification Memory BIST DFX ATE Python Perl Tcl STA Silicon Debug Pattern Generation I1149.1 I1500 I1687 1838 +12 more Show less

DFT DFx RTL Design Verilog SystemVerilog ATPG Siemens Tessent Synopsys VCS Verdi SpyGlass MBIST JTAG IJTAG ICL/PDL Scan Compression Gate-Level Simulation Post-Silicon Debug SoC SerDes Memory PHY +15 more Show less