Lead ASIC Design Engineer

Broadcom

Confirmed live today High trust

Quick summary

Work type: On-site
Location: —
Salary: $143,800–$230,000 / yr
Employment: Full-time
Posted: 107 days ago
Freshness: Confirmed live today
Closes: Dec 16, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $200k

This role $187k

$132k most similar roles pay here $257k

This role pays less than 55% of similar roles. Most pay $171,450–$227,900 — the shaded band above. At the midpoint, this role pays about $187k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 223 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 160 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · Lead ASIC Design Engineer

Role Posting Log in to save

Lead ASIC Design Engineer As the Chip Lead for next-generation silicon projects, you will serve as the primary technical anchor responsible for top-level architecture, microarchitecture, and full chip integration. You will guide a cross-disciplinary team across analog design, physical design, and verification to ensure PPA targets are met from product definition through foundry tape-out. Your daily responsibilities include authoring and optimizing SystemVerilog and Verilog RTL for complex digital blocks, managing clock domain crossing strategies, and overseeing logic synthesis, static timing analysis, and lint checks. You will manage the integration of internal analog macros and third-party IP while providing mentorship to junior engineers. The role requires expertise in Synopsys or Cadence tool suites, as well as experience with mixed-signal architectures like SerDes or PCIe. You will solve complex integration challenges for high-performance silicon on modern process technologies.

Similar roles

ASIC Digital Design Engineer Lead

Apple Inc

Austin, TX 65 days ago

Digital Design FPGA Silicon Bring-up Characterization Mixed Signal Design MIPI HDMI TCON Micro-architecture Emulation Verification Validation

10+ yrs exp

Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 69 days ago

ASIC Design Verilog System-Verilog RTL VLSI Digital Design Synthesis Timing Analysis CDC Formal Equivalence Python Perl Tcl Make files DFT mixed signal Post-Si Bringup Agentic AI

3+ yrs exp Hybrid

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 142 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture

Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 48 days ago $116,000–$189,750

RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design

2+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 167 days ago $150,400–$277,600

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture

3+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Beaverton, OR 167 days ago

Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces

10+ yrs exp

Save