ASIC Design Engineer

Apple Inc

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Cupertino, CA
Salary
$184,700–$324,800 / yr
Posted
37 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $190k
This role $255k
$126k most similar roles pay here $346k

This role pays more than 95% of similar roles. Most pay $162,000–$218,393 — the shaded band above. At the midpoint, this role pays about $255k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design Engineer

As an ASIC Design Engineer, you will join the hardware team to work on complex system-on-chip designs and architecture. Your daily responsibilities include architecting solutions for power management, writing microarchitecture and design specifications for SoC level IPs, and designing, implementing, and debugging complex logic designs. You will integrate complex IPs into the SOC while supporting front end activities such as Lint, CDC, Synthesis, and ECO. Collaboration is essential, as you will work with specialists in verification, emulation, STA, and physical design, as well as software and systems teams. The role requires expertise in multiple clock domains, asynchronous interfaces, and system architecture. You should be proficient in front end tools and methodologies, with additional familiarity in scripting languages like Perl, Python, or TCL to solve intricate hardware technology challenges.

What does a ASIC Design Engineer earn in California?

Median $214000 from 47 postings across 8 companies.

See salary data

What you'll do

  • Architect solutions for SoC power management.
  • Write microarchitecture and design specifications for power management and other SoC level IPs.
  • Design, implement, and debug complex logic designs.
  • Integrate complex IPs into the SOC.
  • Support front-end integration activities including Lint, CDC, Synthesis, and ECO.
  • Manage a team of logic designers.
  • Convert technical specifications into functional hardware designs.

What we're looking for

  • Bachelor of Science degree required.
  • Minimum of 10 years of relevant industry experience.
  • Experience managing a team of logic designers.
  • Experience writing specifications and converting them into designs.
  • Experience with multiple clock domains and asynchronous interfaces.
  • Proficiency in front end tools, methodologies, and all aspects of the chip development process.
  • Knowledge of system architecture, CPU & IP integration, and power/clock management designs.
  • Familiarity with scripting languages such as Perl, Python, or TCL.

More like this

Similar roles

ASIC Design Engineer

Apple Inc

Cupertino, CA 37 days ago $150,400$277,600
ASIC Design SoC Design Power Management Microarchitecture Logic Design Lint CDC Synthesis ECO STA Physical Design Perl Python TCL System Architecture
3+ yrs exp

ASIC Design Engineer

Apple Inc

Beaverton, OR 144 days ago
Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces
10+ yrs exp

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $184,700$324,800
Verilog System Verilog RTL ASIC Design SoC Digital Signal Processing Synthesis Power-Gating AMBA AXI AHB APB Python Perl TCL Linting CDC RDC
10+ yrs exp

ASIC Design Engineer

Apple Inc

Santa Clara, CA 119 days ago $129,300$194,700
ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture

ASIC Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $184,700$324,800
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
10+ yrs exp

ASIC Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $150,400$277,600
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
3+ yrs exp