Chip Lead

Amd

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$232,000–$348,000 / yr
Posted
2 days ago
Freshness
Confirmed live today
Closes
Oct 27, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $195k
This role $290k
$120k $372k
below market most similar roles pay here above market

This role pays more than 97% of similar roles. Most pay $161,647–$228,125 — the blue band above. At the midpoint, this role pays about $290k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 500 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 500 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Chip Lead

The Chip Lead will join the engineering team to provide technical leadership across the full silicon development lifecycle, from initial architecture through production. This role involves partnering with cross-functional teams to drive technical decisions, resolve complex engineering challenges, and manage dependencies and risks. The successful candidate will collaborate with architecture, RTL, verification, physical design, validation, software, packaging, and manufacturing teams to deliver successful silicon products. Key responsibilities include interfacing with customers, foundries, IP vendors, and EDA partners while improving design methodologies. Required skills include proficiency in Verilog, VHDL, and SystemVerilog, along with expertise in ASIC/SoC development, timing closure, power optimization, DFT, and silicon bring-up. Experience with advanced process nodes like 7nm and below, as well as CPU, GPU, or AI/ML accelerators, is preferred.

What you'll do

  • Lead and contribute to chip development from the architecture phase through production.
  • Provide technical leadership across multiple phases of the silicon development lifecycle.
  • Drive technical decisions and resolve complex engineering challenges.
  • Partner with chip leads and program managers on execution, planning, and risk mitigation.
  • Coordinate with architecture, RTL, verification, physical design, and manufacturing teams.
  • Interface with customers, foundries, IP vendors, and EDA partners.
  • Drive alignment across stakeholders to improve design methodologies and engineering processes.

What we're looking for

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Master’s degree (preferred).
  • Strong ASIC/SoC development experience across multiple areas such as architecture, RTL, verification, physical design, power, packaging, silicon validation, manufacturing, and production ramp (preferred).
  • Deep expertise in one or more semiconductor disciplines with broad knowledge of the end-to-end chip development lifecycle (preferred).
  • Strong understanding of SoC architecture, RTL design and synthesis, verification, timing closure, power optimization, DFT, silicon bring-up, and manufacturing processes (preferred).
  • Proficiency with Verilog, VHDL, and/or SystemVerilog (preferred).
  • Experience with industry-standard ASIC design methodologies and EDA tools (preferred).
  • Experience with advanced process nodes, including 7nm and below (preferred).

More like this

Similar roles

Senior Chip Lead Engineer, SoC/ASIC

Amd

San Jose, CA 56 days ago $164,000–$246,000
ASIC FPGA Verilog SystemVerilog VHDL RTL Design DFT Physical Design Timing Closure Power Optimization EDA Tools Silicon Validation Device Drivers System Software AI/ML Accelerators CPU GPU
10+ yrs exp

Chip Lead / ASIC Director

Amd

San Jose, CA 154 days ago $248,800–$373,200
ASIC Design RTL Physical Design Post-silicon Validation FPGA Timing Closure Tapeout Verification Design for Test Architecture Electrical Engineering Computer Engineering

Principal Chip Lead, Silicon Co-Design Group

Nvidia

Santa Clara, CA 37 days ago $232,000–$368,000
ASIC Architecture Post-Silicon Bring-up Silicon Validation System Integration HBM SerDes Power and Thermal High-Speed I/O Packaging Co-Design Integration Debug Frameworks AI Tools
10+ yrs exp Hybrid

FPGA Prototyping Lead

Amd

San Jose, CA 101 days ago $200,000–$300,000
FPGA Prototyping SystemVerilog Verilog Vivado Vitis Synopsys HAPS Cadence Protium SoC Architecture PCIe DDR Ethernet AXI ACE CHI RTL Design Timing Closure CDC Analysis Floorplanning Hardware Validation Firmware
10+ yrs exp

ASIC Chip Lead

Broadcom

San Jose, CA +1 36 days ago
Cadence Innovus TCL Python Calibre Formality LEC VCLP Physical Design Timing Closure Static and Dynamic IR drop Analysis Signal and Power EM checks Floorplanning Clock-tree implementation ESD Analog integration Synthesis STA RTL design
10+ yrs exp